About the Execution of LoLA for ShieldRVs-PT-003B
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 15841.260 | 3600000.00 | 769357.00 | 8604.50 | ??FF????FF?T???? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683764100747.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldRVs-PT-003B, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683764100747
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 480K
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 67K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 62K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 23 07:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 07:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 23 07:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 12 17:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 127K Apr 12 17:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.2K Apr 12 17:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 61K Apr 12 17:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 36K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVs-PT-003B-LTLCardinality-00
FORMULA_NAME ShieldRVs-PT-003B-LTLCardinality-01
FORMULA_NAME ShieldRVs-PT-003B-LTLCardinality-02
FORMULA_NAME ShieldRVs-PT-003B-LTLCardinality-03
FORMULA_NAME ShieldRVs-PT-003B-LTLCardinality-04
FORMULA_NAME ShieldRVs-PT-003B-LTLCardinality-05
FORMULA_NAME ShieldRVs-PT-003B-LTLCardinality-06
FORMULA_NAME ShieldRVs-PT-003B-LTLCardinality-07
FORMULA_NAME ShieldRVs-PT-003B-LTLCardinality-08
FORMULA_NAME ShieldRVs-PT-003B-LTLCardinality-09
FORMULA_NAME ShieldRVs-PT-003B-LTLCardinality-10
FORMULA_NAME ShieldRVs-PT-003B-LTLCardinality-11
FORMULA_NAME ShieldRVs-PT-003B-LTLCardinality-12
FORMULA_NAME ShieldRVs-PT-003B-LTLCardinality-13
FORMULA_NAME ShieldRVs-PT-003B-LTLCardinality-14
FORMULA_NAME ShieldRVs-PT-003B-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717168794216
FORMULA ShieldRVs-PT-003B-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-003B-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-003B-LTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-003B-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVs-PT-003B-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 ShieldRVs-PT-003B-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 ShieldRVs-PT-003B-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for ShieldRVs-PT-003B-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 33 ShieldRVs-PT-003B-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for ShieldRVs-PT-003B-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for ShieldRVs-PT-003B-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 ShieldRVs-PT-003B-LTLCardinality-12
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 ShieldRVs-PT-003B-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for ShieldRVs-PT-003B-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 49 (type FNDP) for 27 ShieldRVs-PT-003B-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 50 (type EQUN) for 27 ShieldRVs-PT-003B-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 49 (type FNDP) for ShieldRVs-PT-003B-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 50 (type EQUN) for ShieldRVs-PT-003B-LTLCardinality-09 (obsolete)
[[35mlola[0m][I] FINISHED task # 50 (type EQUN) for ShieldRVs-PT-003B-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for ShieldRVs-PT-003B-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 773733
[[35mlola[0m][I] fired transitions : 4731159
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 5
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 ShieldRVs-PT-003B-LTLCardinality-15
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for ShieldRVs-PT-003B-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 ShieldRVs-PT-003B-LTLCardinality-10
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for ShieldRVs-PT-003B-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 202
[[35mlola[0m][I] fired transitions : 202
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ShieldRVs-PT-003B-LTLCardinality-07
[[35mlola[0m][I] time limit : 448 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for ShieldRVs-PT-003B-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 202
[[35mlola[0m][I] fired transitions : 202
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 ShieldRVs-PT-003B-LTLCardinality-06
[[35mlola[0m][I] time limit : 512 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for ShieldRVs-PT-003B-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 ShieldRVs-PT-003B-LTLCardinality-04
[[35mlola[0m][I] time limit : 597 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for ShieldRVs-PT-003B-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ShieldRVs-PT-003B-LTLCardinality-01
[[35mlola[0m][I] time limit : 717 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 2/717 5/2000 ShieldRVs-PT-003B-LTLCardinality-01 715552 m, 143110 m/sec, 2108319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 7/717 13/2000 ShieldRVs-PT-003B-LTLCardinality-01 1931025 m, 243094 m/sec, 8598367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 12/717 19/2000 ShieldRVs-PT-003B-LTLCardinality-01 2910568 m, 195908 m/sec, 15050050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 17/717 25/2000 ShieldRVs-PT-003B-LTLCardinality-01 3791391 m, 176164 m/sec, 21406981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 22/717 31/2000 ShieldRVs-PT-003B-LTLCardinality-01 4681602 m, 178042 m/sec, 27791866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 27/717 37/2000 ShieldRVs-PT-003B-LTLCardinality-01 5656769 m, 195033 m/sec, 34200249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 32/717 43/2000 ShieldRVs-PT-003B-LTLCardinality-01 6597435 m, 188133 m/sec, 40371940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 37/717 49/2000 ShieldRVs-PT-003B-LTLCardinality-01 7487503 m, 178013 m/sec, 46451724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 42/717 56/2000 ShieldRVs-PT-003B-LTLCardinality-01 8565720 m, 215643 m/sec, 52483714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 47/717 60/2000 ShieldRVs-PT-003B-LTLCardinality-01 9189882 m, 124832 m/sec, 58491208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 52/717 66/2000 ShieldRVs-PT-003B-LTLCardinality-01 10258226 m, 213668 m/sec, 64410240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 57/717 72/2000 ShieldRVs-PT-003B-LTLCardinality-01 11093460 m, 167046 m/sec, 70435142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 62/717 78/2000 ShieldRVs-PT-003B-LTLCardinality-01 11986767 m, 178661 m/sec, 76456388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 67/717 83/2000 ShieldRVs-PT-003B-LTLCardinality-01 12796719 m, 161990 m/sec, 82697838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 72/717 88/2000 ShieldRVs-PT-003B-LTLCardinality-01 13625425 m, 165741 m/sec, 88894575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 77/717 94/2000 ShieldRVs-PT-003B-LTLCardinality-01 14583465 m, 191608 m/sec, 94996456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 82/717 100/2000 ShieldRVs-PT-003B-LTLCardinality-01 15517055 m, 186718 m/sec, 101006412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 87/717 106/2000 ShieldRVs-PT-003B-LTLCardinality-01 16339803 m, 164549 m/sec, 107324990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 92/717 110/2000 ShieldRVs-PT-003B-LTLCardinality-01 17079777 m, 147994 m/sec, 113611442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 97/717 116/2000 ShieldRVs-PT-003B-LTLCardinality-01 18038526 m, 191749 m/sec, 119221924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 102/717 121/2000 ShieldRVs-PT-003B-LTLCardinality-01 18776267 m, 147548 m/sec, 124692454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 107/717 126/2000 ShieldRVs-PT-003B-LTLCardinality-01 19548840 m, 154514 m/sec, 130185917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 112/717 132/2000 ShieldRVs-PT-003B-LTLCardinality-01 20458578 m, 181947 m/sec, 136379383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 117/717 138/2000 ShieldRVs-PT-003B-LTLCardinality-01 21400399 m, 188364 m/sec, 142239455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 122/717 143/2000 ShieldRVs-PT-003B-LTLCardinality-01 22110789 m, 142078 m/sec, 147738378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 127/717 148/2000 ShieldRVs-PT-003B-LTLCardinality-01 22872082 m, 152258 m/sec, 153423018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 132/717 152/2000 ShieldRVs-PT-003B-LTLCardinality-01 23611902 m, 147964 m/sec, 159301731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 137/717 157/2000 ShieldRVs-PT-003B-LTLCardinality-01 24325777 m, 142775 m/sec, 165127053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 142/717 161/2000 ShieldRVs-PT-003B-LTLCardinality-01 25012208 m, 137286 m/sec, 170664959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 147/717 166/2000 ShieldRVs-PT-003B-LTLCardinality-01 25684169 m, 134392 m/sec, 176086435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 152/717 172/2000 ShieldRVs-PT-003B-LTLCardinality-01 26591922 m, 181550 m/sec, 182153675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 157/717 177/2000 ShieldRVs-PT-003B-LTLCardinality-01 27475063 m, 176628 m/sec, 188428854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 162/717 183/2000 ShieldRVs-PT-003B-LTLCardinality-01 28312568 m, 167501 m/sec, 194542717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 167/717 188/2000 ShieldRVs-PT-003B-LTLCardinality-01 29088729 m, 155232 m/sec, 200189047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 172/717 193/2000 ShieldRVs-PT-003B-LTLCardinality-01 29863920 m, 155038 m/sec, 205771805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 177/717 198/2000 ShieldRVs-PT-003B-LTLCardinality-01 30648144 m, 156844 m/sec, 211776139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 182/717 205/2000 ShieldRVs-PT-003B-LTLCardinality-01 31761127 m, 222596 m/sec, 217370377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 187/717 212/2000 ShieldRVs-PT-003B-LTLCardinality-01 32928697 m, 233514 m/sec, 222837783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 192/717 216/2000 ShieldRVs-PT-003B-LTLCardinality-01 33513500 m, 116960 m/sec, 228558526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 197/717 220/2000 ShieldRVs-PT-003B-LTLCardinality-01 34156895 m, 128679 m/sec, 234822866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 202/717 223/2000 ShieldRVs-PT-003B-LTLCardinality-01 34631974 m, 95015 m/sec, 241005275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 207/717 229/2000 ShieldRVs-PT-003B-LTLCardinality-01 35543909 m, 182387 m/sec, 246748096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 212/717 238/2000 ShieldRVs-PT-003B-LTLCardinality-01 36910636 m, 273345 m/sec, 252423247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 217/717 243/2000 ShieldRVs-PT-003B-LTLCardinality-01 37784704 m, 174813 m/sec, 258400940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 222/717 248/2000 ShieldRVs-PT-003B-LTLCardinality-01 38578488 m, 158756 m/sec, 264014716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 227/717 253/2000 ShieldRVs-PT-003B-LTLCardinality-01 39319543 m, 148211 m/sec, 269462795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 232/717 259/2000 ShieldRVs-PT-003B-LTLCardinality-01 40271516 m, 190394 m/sec, 274915947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 237/717 264/2000 ShieldRVs-PT-003B-LTLCardinality-01 41006664 m, 147029 m/sec, 280301584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 242/717 269/2000 ShieldRVs-PT-003B-LTLCardinality-01 41780380 m, 154743 m/sec, 285886900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 247/717 273/2000 ShieldRVs-PT-003B-LTLCardinality-01 42462783 m, 136480 m/sec, 291452199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 252/717 277/2000 ShieldRVs-PT-003B-LTLCardinality-01 43050757 m, 117594 m/sec, 296942100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 257/717 281/2000 ShieldRVs-PT-003B-LTLCardinality-01 43634525 m, 116753 m/sec, 302269077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 262/717 286/2000 ShieldRVs-PT-003B-LTLCardinality-01 44390461 m, 151187 m/sec, 307761712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 267/717 290/2000 ShieldRVs-PT-003B-LTLCardinality-01 45103686 m, 142645 m/sec, 313004687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 272/717 295/2000 ShieldRVs-PT-003B-LTLCardinality-01 45885675 m, 156397 m/sec, 318299490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 277/717 300/2000 ShieldRVs-PT-003B-LTLCardinality-01 46601733 m, 143211 m/sec, 323968062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 282/717 304/2000 ShieldRVs-PT-003B-LTLCardinality-01 47291704 m, 137994 m/sec, 329549933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 287/717 308/2000 ShieldRVs-PT-003B-LTLCardinality-01 47944820 m, 130623 m/sec, 334695476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 292/717 313/2000 ShieldRVs-PT-003B-LTLCardinality-01 48697123 m, 150460 m/sec, 340633814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 297/717 318/2000 ShieldRVs-PT-003B-LTLCardinality-01 49431052 m, 146785 m/sec, 346456343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 302/717 323/2000 ShieldRVs-PT-003B-LTLCardinality-01 50232937 m, 160377 m/sec, 351774354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 307/717 328/2000 ShieldRVs-PT-003B-LTLCardinality-01 50950491 m, 143510 m/sec, 356858823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 312/717 332/2000 ShieldRVs-PT-003B-LTLCardinality-01 51651558 m, 140213 m/sec, 362692514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 317/717 337/2000 ShieldRVs-PT-003B-LTLCardinality-01 52410370 m, 151762 m/sec, 368419225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 322/717 342/2000 ShieldRVs-PT-003B-LTLCardinality-01 53205177 m, 158961 m/sec, 373978973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 327/717 347/2000 ShieldRVs-PT-003B-LTLCardinality-01 53944397 m, 147844 m/sec, 379173255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 332/717 352/2000 ShieldRVs-PT-003B-LTLCardinality-01 54682846 m, 147689 m/sec, 384953602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 337/717 356/2000 ShieldRVs-PT-003B-LTLCardinality-01 55387294 m, 140889 m/sec, 390669844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 342/717 361/2000 ShieldRVs-PT-003B-LTLCardinality-01 56056374 m, 133816 m/sec, 396158341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 347/717 365/2000 ShieldRVs-PT-003B-LTLCardinality-01 56696510 m, 128027 m/sec, 401499642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 352/717 369/2000 ShieldRVs-PT-003B-LTLCardinality-01 57413600 m, 143418 m/sec, 406956876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 357/717 375/2000 ShieldRVs-PT-003B-LTLCardinality-01 58307017 m, 178683 m/sec, 412518056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 362/717 379/2000 ShieldRVs-PT-003B-LTLCardinality-01 59004508 m, 139498 m/sec, 418210865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 367/717 383/2000 ShieldRVs-PT-003B-LTLCardinality-01 59592213 m, 117541 m/sec, 423902968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 372/717 389/2000 ShieldRVs-PT-003B-LTLCardinality-01 60481910 m, 177939 m/sec, 429258581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 377/717 394/2000 ShieldRVs-PT-003B-LTLCardinality-01 61280666 m, 159751 m/sec, 435293276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 382/717 399/2000 ShieldRVs-PT-003B-LTLCardinality-01 62064543 m, 156775 m/sec, 441050468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 387/717 404/2000 ShieldRVs-PT-003B-LTLCardinality-01 62797958 m, 146683 m/sec, 446772527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 392/717 408/2000 ShieldRVs-PT-003B-LTLCardinality-01 63478388 m, 136086 m/sec, 452606194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 397/717 412/2000 ShieldRVs-PT-003B-LTLCardinality-01 64160000 m, 136322 m/sec, 458471960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 402/717 417/2000 ShieldRVs-PT-003B-LTLCardinality-01 64835972 m, 135194 m/sec, 464234376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 407/717 421/2000 ShieldRVs-PT-003B-LTLCardinality-01 65563716 m, 145548 m/sec, 469942637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 412/717 426/2000 ShieldRVs-PT-003B-LTLCardinality-01 66252453 m, 137747 m/sec, 475839074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 417/717 430/2000 ShieldRVs-PT-003B-LTLCardinality-01 66890529 m, 127615 m/sec, 481661797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 422/717 434/2000 ShieldRVs-PT-003B-LTLCardinality-01 67555720 m, 133038 m/sec, 487540342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 427/717 439/2000 ShieldRVs-PT-003B-LTLCardinality-01 68254208 m, 139697 m/sec, 493246675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 432/717 443/2000 ShieldRVs-PT-003B-LTLCardinality-01 68923813 m, 133921 m/sec, 498794244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 437/717 447/2000 ShieldRVs-PT-003B-LTLCardinality-01 69530803 m, 121398 m/sec, 504473248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 442/717 451/2000 ShieldRVs-PT-003B-LTLCardinality-01 70210907 m, 136020 m/sec, 510302947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 447/717 456/2000 ShieldRVs-PT-003B-LTLCardinality-01 70913790 m, 140576 m/sec, 515916837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 452/717 460/2000 ShieldRVs-PT-003B-LTLCardinality-01 71549662 m, 127174 m/sec, 521403021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 457/717 464/2000 ShieldRVs-PT-003B-LTLCardinality-01 72162766 m, 122620 m/sec, 527152501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 462/717 468/2000 ShieldRVs-PT-003B-LTLCardinality-01 72802348 m, 127916 m/sec, 532415243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 467/717 472/2000 ShieldRVs-PT-003B-LTLCardinality-01 73411978 m, 121926 m/sec, 537536917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 472/717 476/2000 ShieldRVs-PT-003B-LTLCardinality-01 74031262 m, 123856 m/sec, 543069419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 477/717 480/2000 ShieldRVs-PT-003B-LTLCardinality-01 74615460 m, 116839 m/sec, 548366031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 482/717 485/2000 ShieldRVs-PT-003B-LTLCardinality-01 75495968 m, 176101 m/sec, 554182113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 487/717 491/2000 ShieldRVs-PT-003B-LTLCardinality-01 76434267 m, 187659 m/sec, 560258324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 492/717 496/2000 ShieldRVs-PT-003B-LTLCardinality-01 77162201 m, 145586 m/sec, 566329839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 497/717 501/2000 ShieldRVs-PT-003B-LTLCardinality-01 77947203 m, 157000 m/sec, 572063755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 502/717 506/2000 ShieldRVs-PT-003B-LTLCardinality-01 78748808 m, 160321 m/sec, 578008964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 507/717 512/2000 ShieldRVs-PT-003B-LTLCardinality-01 79554844 m, 161207 m/sec, 583710102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 512/717 517/2000 ShieldRVs-PT-003B-LTLCardinality-01 80361164 m, 161264 m/sec, 588812713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 517/717 522/2000 ShieldRVs-PT-003B-LTLCardinality-01 81091314 m, 146030 m/sec, 594383696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 522/717 526/2000 ShieldRVs-PT-003B-LTLCardinality-01 81810588 m, 143854 m/sec, 599779878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 527/717 531/2000 ShieldRVs-PT-003B-LTLCardinality-01 82515244 m, 140931 m/sec, 605306970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 532/717 537/2000 ShieldRVs-PT-003B-LTLCardinality-01 83385733 m, 174097 m/sec, 610666030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 537/717 541/2000 ShieldRVs-PT-003B-LTLCardinality-01 84122201 m, 147293 m/sec, 616141329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 542/717 546/2000 ShieldRVs-PT-003B-LTLCardinality-01 84863634 m, 148286 m/sec, 621870238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 547/717 550/2000 ShieldRVs-PT-003B-LTLCardinality-01 85494366 m, 126146 m/sec, 626828208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 552/717 555/2000 ShieldRVs-PT-003B-LTLCardinality-01 86164338 m, 133994 m/sec, 632041181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 557/717 561/2000 ShieldRVs-PT-003B-LTLCardinality-01 87168598 m, 200852 m/sec, 636966673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 562/717 567/2000 ShieldRVs-PT-003B-LTLCardinality-01 88171901 m, 200660 m/sec, 642136632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 567/717 572/2000 ShieldRVs-PT-003B-LTLCardinality-01 88868551 m, 139330 m/sec, 647491002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 572/717 576/2000 ShieldRVs-PT-003B-LTLCardinality-01 89472244 m, 120738 m/sec, 652880237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 577/717 580/2000 ShieldRVs-PT-003B-LTLCardinality-01 90131456 m, 131842 m/sec, 658549866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 582/717 582/2000 ShieldRVs-PT-003B-LTLCardinality-01 90526792 m, 79067 m/sec, 663672401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 582
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 587/717 588/2000 ShieldRVs-PT-003B-LTLCardinality-01 91447313 m, 184104 m/sec, 669016271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 588
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 592/717 591/2000 ShieldRVs-PT-003B-LTLCardinality-01 91923964 m, 95330 m/sec, 674561731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 597/717 594/2000 ShieldRVs-PT-003B-LTLCardinality-01 92383071 m, 91821 m/sec, 680076791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 602/717 599/2000 ShieldRVs-PT-003B-LTLCardinality-01 93199733 m, 163332 m/sec, 684990834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 599
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 607/717 603/2000 ShieldRVs-PT-003B-LTLCardinality-01 93831363 m, 126326 m/sec, 690024908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 603
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 612/717 608/2000 ShieldRVs-PT-003B-LTLCardinality-01 94568381 m, 147403 m/sec, 695028442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 617/717 612/2000 ShieldRVs-PT-003B-LTLCardinality-01 95260438 m, 138411 m/sec, 700278356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 622/717 617/2000 ShieldRVs-PT-003B-LTLCardinality-01 95972971 m, 142506 m/sec, 705334011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 617
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 627/717 622/2000 ShieldRVs-PT-003B-LTLCardinality-01 96763175 m, 158040 m/sec, 710471796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 632/717 627/2000 ShieldRVs-PT-003B-LTLCardinality-01 97537844 m, 154933 m/sec, 715652349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 637/717 631/2000 ShieldRVs-PT-003B-LTLCardinality-01 98092250 m, 110881 m/sec, 720777470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 642/717 635/2000 ShieldRVs-PT-003B-LTLCardinality-01 98779693 m, 137488 m/sec, 725595036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 635
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 647/717 640/2000 ShieldRVs-PT-003B-LTLCardinality-01 99547081 m, 153477 m/sec, 729696217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 652/717 645/2000 ShieldRVs-PT-003B-LTLCardinality-01 100258249 m, 142233 m/sec, 734053349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 645
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 657/717 649/2000 ShieldRVs-PT-003B-LTLCardinality-01 100924643 m, 133278 m/sec, 738425721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 649
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 662/717 653/2000 ShieldRVs-PT-003B-LTLCardinality-01 101574526 m, 129976 m/sec, 742954325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 667/717 657/2000 ShieldRVs-PT-003B-LTLCardinality-01 102217388 m, 128572 m/sec, 747714759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 657
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 672/717 661/2000 ShieldRVs-PT-003B-LTLCardinality-01 102828676 m, 122257 m/sec, 752760856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 661
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 677/717 665/2000 ShieldRVs-PT-003B-LTLCardinality-01 103486834 m, 131631 m/sec, 757735215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 665
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 682/717 669/2000 ShieldRVs-PT-003B-LTLCardinality-01 104110571 m, 124747 m/sec, 762981578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 669
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 687/717 674/2000 ShieldRVs-PT-003B-LTLCardinality-01 104751447 m, 128175 m/sec, 768248883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 674
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 692/717 678/2000 ShieldRVs-PT-003B-LTLCardinality-01 105371583 m, 124027 m/sec, 773460077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 697/717 682/2000 ShieldRVs-PT-003B-LTLCardinality-01 105999092 m, 125501 m/sec, 778719983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 682
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 702/717 685/2000 ShieldRVs-PT-003B-LTLCardinality-01 106566542 m, 113490 m/sec, 783887453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 685
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 707/717 689/2000 ShieldRVs-PT-003B-LTLCardinality-01 107066589 m, 100009 m/sec, 788586831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 689
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 712/717 690/2000 ShieldRVs-PT-003B-LTLCardinality-01 107331264 m, 52935 m/sec, 792520248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 690
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 717/717 695/2000 ShieldRVs-PT-003B-LTLCardinality-01 108107122 m, 155171 m/sec, 797547657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 695
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for ShieldRVs-PT-003B-LTLCardinality-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ShieldRVs-PT-003B-LTLCardinality-00
[[35mlola[0m][I] time limit : 716 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ShieldRVs-PT-003B-LTLCardinality-01
[[35mlola[0m][I] time limit : 2864 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ShieldRVs-PT-003B-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 32
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 4 (type EXCL) for ShieldRVs-PT-003B-LTLCardinality-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 ShieldRVs-PT-003B-LTLCardinality-13
[[35mlola[0m][I] time limit : 953 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for ShieldRVs-PT-003B-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 55
[[35mlola[0m][I] fired transitions : 56
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ShieldRVs-PT-003B-LTLCardinality-05
[[35mlola[0m][I] time limit : 1429 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for ShieldRVs-PT-003B-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 989610
[[35mlola[0m][I] fired transitions : 2693951
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 7
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 ShieldRVs-PT-003B-LTLCardinality-14
[[35mlola[0m][I] time limit : 2856 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for ShieldRVs-PT-003B-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 89173
[[35mlola[0m][I] fired transitions : 280414
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1851 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1856 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1861 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1866 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1876 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1881 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1886 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1891 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1896 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1901 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1906 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1911 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1916 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1921 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1926 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1931 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1936 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1941 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1946 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1951 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1956 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1961 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1966 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1971 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1976 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1981 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1986 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1991 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1996 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2001 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2006 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2011 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2016 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2021 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2026 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2031 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2036 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2041 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2046 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2051 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2056 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2061 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2066 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2071 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2076 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2081 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2086 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2091 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2096 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2101 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2106 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2111 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2116 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2121 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2126 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2131 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2136 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2141 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2146 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2151 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2156 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2161 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2166 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2171 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2176 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2181 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2186 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2191 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2196 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2201 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2206 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2211 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2216 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2221 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-07: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-09: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldRVs-PT-003B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldRVs-PT-003B-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldRVs-PT-003B-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVs-PT-003B"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldRVs-PT-003B, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683764100747"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVs-PT-003B.tgz
mv ShieldRVs-PT-003B execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;