About the Execution of LoLA for ShieldPPPt-PT-050A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16195.111 | 313548.00 | 315135.00 | 940.20 | ??F???????FF???? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683763900676.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldPPPt-PT-050A, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683763900676
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 848K
-rw-r--r-- 1 mcc users 6.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Apr 23 07:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 11 15:42 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 152K Apr 11 15:42 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 15:37 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 95K Apr 11 15:37 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 337K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldPPPt-PT-050A-LTLFireability-00
FORMULA_NAME ShieldPPPt-PT-050A-LTLFireability-01
FORMULA_NAME ShieldPPPt-PT-050A-LTLFireability-02
FORMULA_NAME ShieldPPPt-PT-050A-LTLFireability-03
FORMULA_NAME ShieldPPPt-PT-050A-LTLFireability-04
FORMULA_NAME ShieldPPPt-PT-050A-LTLFireability-05
FORMULA_NAME ShieldPPPt-PT-050A-LTLFireability-06
FORMULA_NAME ShieldPPPt-PT-050A-LTLFireability-07
FORMULA_NAME ShieldPPPt-PT-050A-LTLFireability-08
FORMULA_NAME ShieldPPPt-PT-050A-LTLFireability-09
FORMULA_NAME ShieldPPPt-PT-050A-LTLFireability-10
FORMULA_NAME ShieldPPPt-PT-050A-LTLFireability-11
FORMULA_NAME ShieldPPPt-PT-050A-LTLFireability-12
FORMULA_NAME ShieldPPPt-PT-050A-LTLFireability-13
FORMULA_NAME ShieldPPPt-PT-050A-LTLFireability-14
FORMULA_NAME ShieldPPPt-PT-050A-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717163369205
FORMULA ShieldPPPt-PT-050A-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPt-PT-050A-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPt-PT-050A-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717163682753
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 9 (type CNST) for 6 ShieldPPPt-PT-050A-LTLFireability-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 9 (type CNST) for ShieldPPPt-PT-050A-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 41 (type CNST) for 38 ShieldPPPt-PT-050A-LTLFireability-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 41 (type CNST) for ShieldPPPt-PT-050A-LTLFireability-10
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-31 13:49:31] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 ShieldPPPt-PT-050A-LTLFireability-08
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 74 (type FNDP) for 6 ShieldPPPt-PT-050A-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 75 (type EQUN) for 6 ShieldPPPt-PT-050A-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 77 (type FNDP) for 6 ShieldPPPt-PT-050A-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 52 (type CNST) for 49 ShieldPPPt-PT-050A-LTLFireability-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 52 (type CNST) for ShieldPPPt-PT-050A-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 77 (type FNDP) for ShieldPPPt-PT-050A-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 74 (type FNDP) for ShieldPPPt-PT-050A-LTLFireability-02 (obsolete)
[[35mlola[0m][W] CANCELED task # 75 (type EQUN) for ShieldPPPt-PT-050A-LTLFireability-02 (obsolete)
[[35mlola[0m][I] FINISHED task # 74 (type FNDP) for ShieldPPPt-PT-050A-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 75 (type EQUN) for ShieldPPPt-PT-050A-LTLFireability-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for ShieldPPPt-PT-050A-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 222360
[[35mlola[0m][I] fired transitions : 598092
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 ShieldPPPt-PT-050A-LTLFireability-15
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 2/276 2/2000 ShieldPPPt-PT-050A-LTLFireability-15 261431 m, 52286 m/sec, 652349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 7/276 6/2000 ShieldPPPt-PT-050A-LTLFireability-15 785255 m, 104764 m/sec, 2087222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 12/276 9/2000 ShieldPPPt-PT-050A-LTLFireability-15 1262070 m, 95363 m/sec, 3504715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 17/276 12/2000 ShieldPPPt-PT-050A-LTLFireability-15 1729621 m, 93510 m/sec, 4911378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 22/276 15/2000 ShieldPPPt-PT-050A-LTLFireability-15 2178544 m, 89784 m/sec, 6306033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 27/276 18/2000 ShieldPPPt-PT-050A-LTLFireability-15 2614788 m, 87248 m/sec, 7681625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 32/276 21/2000 ShieldPPPt-PT-050A-LTLFireability-15 3060390 m, 89120 m/sec, 9074712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 37/276 23/2000 ShieldPPPt-PT-050A-LTLFireability-15 3487019 m, 85325 m/sec, 10449143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 42/276 26/2000 ShieldPPPt-PT-050A-LTLFireability-15 3914786 m, 85553 m/sec, 11824313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 47/276 29/2000 ShieldPPPt-PT-050A-LTLFireability-15 4340816 m, 85206 m/sec, 13197338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 52/276 32/2000 ShieldPPPt-PT-050A-LTLFireability-15 4756121 m, 83061 m/sec, 14564483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 57/276 35/2000 ShieldPPPt-PT-050A-LTLFireability-15 5167598 m, 82295 m/sec, 15922757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 62/276 38/2000 ShieldPPPt-PT-050A-LTLFireability-15 5680943 m, 102669 m/sec, 17386154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 67/276 41/2000 ShieldPPPt-PT-050A-LTLFireability-15 6189246 m, 101660 m/sec, 18847941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 72/276 45/2000 ShieldPPPt-PT-050A-LTLFireability-15 6682630 m, 98676 m/sec, 20298497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 77/276 48/2000 ShieldPPPt-PT-050A-LTLFireability-15 7148246 m, 93123 m/sec, 21724209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 82/276 51/2000 ShieldPPPt-PT-050A-LTLFireability-15 7614332 m, 93217 m/sec, 23153956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 87/276 54/2000 ShieldPPPt-PT-050A-LTLFireability-15 8059882 m, 89110 m/sec, 24560359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 92/276 56/2000 ShieldPPPt-PT-050A-LTLFireability-15 8497070 m, 87437 m/sec, 25964891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 97/276 59/2000 ShieldPPPt-PT-050A-LTLFireability-15 8931707 m, 86927 m/sec, 27365629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 102/276 62/2000 ShieldPPPt-PT-050A-LTLFireability-15 9361830 m, 86024 m/sec, 28758212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 107/276 65/2000 ShieldPPPt-PT-050A-LTLFireability-15 9785983 m, 84830 m/sec, 30142638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 112/276 68/2000 ShieldPPPt-PT-050A-LTLFireability-15 10205335 m, 83870 m/sec, 31521403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 117/276 70/2000 ShieldPPPt-PT-050A-LTLFireability-15 10616830 m, 82299 m/sec, 32892472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 122/276 73/2000 ShieldPPPt-PT-050A-LTLFireability-15 11030754 m, 82784 m/sec, 34264901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 127/276 76/2000 ShieldPPPt-PT-050A-LTLFireability-15 11442545 m, 82358 m/sec, 35637602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 132/276 78/2000 ShieldPPPt-PT-050A-LTLFireability-15 11851352 m, 81761 m/sec, 37003912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 137/276 81/2000 ShieldPPPt-PT-050A-LTLFireability-15 12259529 m, 81635 m/sec, 38373390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 142/276 84/2000 ShieldPPPt-PT-050A-LTLFireability-15 12657368 m, 79567 m/sec, 39726076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 147/276 86/2000 ShieldPPPt-PT-050A-LTLFireability-15 13051889 m, 78904 m/sec, 41072410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 152/276 90/2000 ShieldPPPt-PT-050A-LTLFireability-15 13600142 m, 109650 m/sec, 42511241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 157/276 93/2000 ShieldPPPt-PT-050A-LTLFireability-15 14091196 m, 98210 m/sec, 43907101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 162/276 96/2000 ShieldPPPt-PT-050A-LTLFireability-15 14582222 m, 98205 m/sec, 45327591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 167/276 99/2000 ShieldPPPt-PT-050A-LTLFireability-15 15012346 m, 86024 m/sec, 46687949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 172/276 102/2000 ShieldPPPt-PT-050A-LTLFireability-15 15396533 m, 76837 m/sec, 48002061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 177/276 104/2000 ShieldPPPt-PT-050A-LTLFireability-15 15786513 m, 77996 m/sec, 49341652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 182/276 107/2000 ShieldPPPt-PT-050A-LTLFireability-15 16176063 m, 77910 m/sec, 50662986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 187/276 109/2000 ShieldPPPt-PT-050A-LTLFireability-15 16552882 m, 75363 m/sec, 51971839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 192/276 112/2000 ShieldPPPt-PT-050A-LTLFireability-15 16935292 m, 76482 m/sec, 53301125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 197/276 114/2000 ShieldPPPt-PT-050A-LTLFireability-15 17315649 m, 76071 m/sec, 54620611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 202/276 117/2000 ShieldPPPt-PT-050A-LTLFireability-15 17699441 m, 76758 m/sec, 55951674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 207/276 119/2000 ShieldPPPt-PT-050A-LTLFireability-15 18078650 m, 75841 m/sec, 57275166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 212/276 122/2000 ShieldPPPt-PT-050A-LTLFireability-15 18459434 m, 76156 m/sec, 58603111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 217/276 124/2000 ShieldPPPt-PT-050A-LTLFireability-15 18832424 m, 74598 m/sec, 59923442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 222/276 127/2000 ShieldPPPt-PT-050A-LTLFireability-15 19209082 m, 75331 m/sec, 61240239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 227/276 129/2000 ShieldPPPt-PT-050A-LTLFireability-15 19581678 m, 74519 m/sec, 62561724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 232/276 132/2000 ShieldPPPt-PT-050A-LTLFireability-15 19952374 m, 74139 m/sec, 63873979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 237/276 134/2000 ShieldPPPt-PT-050A-LTLFireability-15 20320449 m, 73615 m/sec, 65185058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 242/276 136/2000 ShieldPPPt-PT-050A-LTLFireability-15 20691102 m, 74130 m/sec, 66496534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 247/276 139/2000 ShieldPPPt-PT-050A-LTLFireability-15 21062873 m, 74354 m/sec, 67812860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 252/276 141/2000 ShieldPPPt-PT-050A-LTLFireability-15 21430510 m, 73527 m/sec, 69124142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 257/276 144/2000 ShieldPPPt-PT-050A-LTLFireability-15 21795928 m, 73083 m/sec, 70430134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 262/276 146/2000 ShieldPPPt-PT-050A-LTLFireability-15 22167789 m, 74372 m/sec, 71756646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 267/276 149/2000 ShieldPPPt-PT-050A-LTLFireability-15 22532139 m, 72870 m/sec, 73054020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 272/276 151/2000 ShieldPPPt-PT-050A-LTLFireability-15 22892619 m, 72096 m/sec, 74351824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 70 (type EXCL) for ShieldPPPt-PT-050A-LTLFireability-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 62 ShieldPPPt-PT-050A-LTLFireability-14
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 ShieldPPPt-PT-050A-LTLFireability-15
[[35mlola[0m][I] time limit : 3319 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for ShieldPPPt-PT-050A-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 5/276 4/5 ShieldPPPt-PT-050A-LTLFireability-15 578527 m, -4462818 m/sec, 1506152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 70 (type EXCL) for ShieldPPPt-PT-050A-LTLFireability-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-14: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 62 ShieldPPPt-PT-050A-LTLFireability-14
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for ShieldPPPt-PT-050A-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 773
[[35mlola[0m][I] fired transitions : 773
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 ShieldPPPt-PT-050A-LTLFireability-13
[[35mlola[0m][I] time limit : 330 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for ShieldPPPt-PT-050A-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 110
[[35mlola[0m][I] fired transitions : 110
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 ShieldPPPt-PT-050A-LTLFireability-09
[[35mlola[0m][I] time limit : 367 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for ShieldPPPt-PT-050A-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 ShieldPPPt-PT-050A-LTLFireability-07
[[35mlola[0m][I] time limit : 413 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-050A-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 5/413 4/2000 ShieldPPPt-PT-050A-LTLFireability-07 584381 m, 116876 m/sec, 1523661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-050A-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 10/413 8/2000 ShieldPPPt-PT-050A-LTLFireability-07 1088347 m, 100793 m/sec, 2986187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-050A-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 15/413 11/2000 ShieldPPPt-PT-050A-LTLFireability-07 1577416 m, 97813 m/sec, 4449469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-02: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-050A-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-050A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-050A-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 20/413 14/2000 ShieldPPPt-PT-050A-LTLFireability-07 2043373 m, 93191 m/sec, 5881024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldPPPt-PT-050A"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldPPPt-PT-050A, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683763900676"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldPPPt-PT-050A.tgz
mv ShieldPPPt-PT-050A execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;