About the Execution of LoLA for ShieldPPPt-PT-040A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16184.907 | 325256.00 | 333170.00 | 1111.70 | F???????????T?T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683763900658.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldPPPt-PT-040A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683763900658
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 772K
-rw-r--r-- 1 mcc users 8.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 88K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 23 07:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 11 15:15 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 154K Apr 11 15:15 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.1K Apr 11 15:06 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 70K Apr 11 15:06 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 268K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-2024-00
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-2024-01
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-2024-02
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-2024-03
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-2024-04
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-2024-05
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-2024-06
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-2024-07
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-2024-08
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-2024-09
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-2024-10
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-2024-11
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-2023-12
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-2023-13
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-2023-14
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717160501080
FORMULA ShieldPPPt-PT-040A-CTLFireability-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPt-PT-040A-CTLFireability-2023-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPt-PT-040A-CTLFireability-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717160826336
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 67 ShieldPPPt-PT-040A-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 102 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-2023-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1268
[[35mlola[0m][I] fired transitions : 1268
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 32 ShieldPPPt-PT-040A-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 112 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 404
[[35mlola[0m][I] fired transitions : 403
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 9 (type EXCL) for 0 ShieldPPPt-PT-040A-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 119 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 82 (type FNDP) for 39 ShieldPPPt-PT-040A-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 39 ShieldPPPt-PT-040A-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 82 (type FNDP) for ShieldPPPt-PT-040A-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 83 (type EQUN) for ShieldPPPt-PT-040A-CTLFireability-2024-09 (obsolete)
[[35mlola[0m][I] LAUNCH task # 87 (type EQUN) for 64 ShieldPPPt-PT-040A-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 89 (type FNDP) for 39 ShieldPPPt-PT-040A-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 90 (type EQUN) for 39 ShieldPPPt-PT-040A-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 89 (type FNDP) for ShieldPPPt-PT-040A-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 90 (type EQUN) for ShieldPPPt-PT-040A-CTLFireability-2024-09 (obsolete)
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for ShieldPPPt-PT-040A-CTLFireability-2024-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 93 (type FNDP) for 0 ShieldPPPt-PT-040A-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 94 (type EQUN) for 0 ShieldPPPt-PT-040A-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 93 (type FNDP) for ShieldPPPt-PT-040A-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 9 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 94 (type EQUN) for ShieldPPPt-PT-040A-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 85 (type EXCL) for 64 ShieldPPPt-PT-040A-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 85 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 56
[[35mlola[0m][I] fired transitions : 55
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 87 (type EQUN) for ShieldPPPt-PT-040A-CTLFireability-2023-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 74 ShieldPPPt-PT-040A-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 94 (type EQUN) for ShieldPPPt-PT-040A-CTLFireability-2024-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 87 (type EQUN) for ShieldPPPt-PT-040A-CTLFireability-2023-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 75 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 271622
[[35mlola[0m][I] fired transitions : 274470
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 57 ShieldPPPt-PT-040A-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 7 0 0 3
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 3/239 7/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 930943 m, 186188 m/sec, 960471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 90 (type EQUN) for ShieldPPPt-PT-040A-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 8/239 18/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 2646333 m, 343078 m/sec, 2745399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 13/239 30/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 4337443 m, 338222 m/sec, 4513855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 18/239 41/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 6018388 m, 336189 m/sec, 6273603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 23/239 52/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 7686707 m, 333663 m/sec, 8020562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 28/239 63/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 9360130 m, 334684 m/sec, 9775356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 33/239 74/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 11029465 m, 333867 m/sec, 11516478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 38/239 85/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 12682558 m, 330618 m/sec, 13241425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 43/239 96/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 14328554 m, 329199 m/sec, 14965904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 48/239 107/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 15973073 m, 328903 m/sec, 16692393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 53/239 118/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 17665234 m, 338432 m/sec, 18452100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 58/239 129/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 19324120 m, 331777 m/sec, 20186087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 63/239 140/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 20965158 m, 328207 m/sec, 21908432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 68/239 151/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 22619529 m, 330874 m/sec, 23642764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 73/239 162/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 24268500 m, 329794 m/sec, 25372736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 78/239 173/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 25930235 m, 332347 m/sec, 27114433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 83/239 183/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 27574929 m, 328938 m/sec, 28842576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 88/239 194/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 29235506 m, 332115 m/sec, 30583104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 93/239 205/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 30888110 m, 330520 m/sec, 32314298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 98/239 216/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 32541877 m, 330753 m/sec, 34050400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 103/239 227/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 34172347 m, 326094 m/sec, 35766313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 108/239 238/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 35780106 m, 321551 m/sec, 37442987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 113/239 248/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 37419876 m, 327954 m/sec, 39163292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 118/239 259/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 39053211 m, 326667 m/sec, 40881476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 123/239 270/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 40679843 m, 325326 m/sec, 42595889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 128/239 281/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 42313821 m, 326795 m/sec, 44315382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 133/239 292/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 43950844 m, 327404 m/sec, 46034521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 138/239 302/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 45583162 m, 326463 m/sec, 47749564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 143/239 313/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 47207269 m, 324821 m/sec, 49462203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 148/239 324/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 48839071 m, 326360 m/sec, 51180320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 153/239 335/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 50466520 m, 325489 m/sec, 52890531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 158/239 345/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 52098397 m, 326375 m/sec, 54593951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 163/239 356/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 53723789 m, 325078 m/sec, 56302185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 168/239 367/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 55348077 m, 324857 m/sec, 58014325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 173/239 377/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 56965141 m, 323412 m/sec, 59715211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 178/239 388/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 58592798 m, 325531 m/sec, 61428329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 183/239 399/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 60207022 m, 322844 m/sec, 63137724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 188/239 409/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 61827887 m, 324173 m/sec, 64847951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 193/239 420/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 63454822 m, 325387 m/sec, 66561543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 198/239 431/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 65074351 m, 323905 m/sec, 68268692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 203/239 441/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 66693586 m, 323847 m/sec, 69974476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 208/239 452/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 68302297 m, 321742 m/sec, 71675522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 213/239 463/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 69918890 m, 323318 m/sec, 73381256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 218/239 473/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 71528476 m, 321917 m/sec, 75081556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 223/239 484/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 73143997 m, 323104 m/sec, 76786631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 228/239 494/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 74754890 m, 322178 m/sec, 78489323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 233/239 505/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 76361043 m, 321230 m/sec, 80187163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 CTL EXCL 238/239 516/2000 ShieldPPPt-PT-040A-CTLFireability-2024-11 77978542 m, 323499 m/sec, 81892569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 62 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 57 ShieldPPPt-PT-040A-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 57 ShieldPPPt-PT-040A-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 3353 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 649
[[35mlola[0m][I] fired transitions : 649
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 62 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 2 0 0 8 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 39 ShieldPPPt-PT-040A-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 32 ShieldPPPt-PT-040A-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 279 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 ShieldPPPt-PT-040A-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 304 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 5/304 5/2000 ShieldPPPt-PT-040A-CTLFireability-2024-07 556542 m, 111308 m/sec, 1443754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 10/304 8/2000 ShieldPPPt-PT-040A-CTLFireability-2024-07 1042670 m, 97225 m/sec, 2847458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 15/304 12/2000 ShieldPPPt-PT-040A-CTLFireability-2024-07 1501591 m, 91784 m/sec, 4217827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 20/304 15/2000 ShieldPPPt-PT-040A-CTLFireability-2024-07 1944438 m, 88569 m/sec, 5577193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 25/304 19/2000 ShieldPPPt-PT-040A-CTLFireability-2024-07 2380404 m, 87193 m/sec, 6939748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 30/304 22/2000 ShieldPPPt-PT-040A-CTLFireability-2024-07 2802893 m, 84497 m/sec, 8278867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 35/304 25/2000 ShieldPPPt-PT-040A-CTLFireability-2024-07 3227114 m, 84844 m/sec, 9603456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 40/304 28/2000 ShieldPPPt-PT-040A-CTLFireability-2024-07 3638479 m, 82273 m/sec, 10938217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 45/304 31/2000 ShieldPPPt-PT-040A-CTLFireability-2024-07 4047883 m, 81880 m/sec, 12246531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 50/304 34/2000 ShieldPPPt-PT-040A-CTLFireability-2024-07 4450349 m, 80493 m/sec, 13554766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 55/304 37/2000 ShieldPPPt-PT-040A-CTLFireability-2024-07 4848974 m, 79725 m/sec, 14870973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 60/304 40/2000 ShieldPPPt-PT-040A-CTLFireability-2024-07 5244043 m, 79013 m/sec, 16176499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 65/304 43/2000 ShieldPPPt-PT-040A-CTLFireability-2024-07 5672972 m, 85785 m/sec, 17365019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-00: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPt-PT-040A-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-12: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[32mShieldPPPt-PT-040A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-09: DISJ 0 1 0 0 9 0 0 2
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2024-11: DISJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPt-PT-040A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 70/304 46/2000 ShieldPPPt-PT-040A-CTLFireability-2024-07 6077837 m, 80973 m/sec, 18521315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldPPPt-PT-040A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldPPPt-PT-040A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683763900658"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldPPPt-PT-040A.tgz
mv ShieldPPPt-PT-040A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;