About the Execution of LoLA for ShieldPPPs-PT-050A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.336 | 1776358.00 | 3341101.00 | 9905.80 | TF???????F????FF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683763500500.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldPPPs-PT-050A, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683763500500
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 892K
-rw-r--r-- 1 mcc users 7.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 80K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K May 19 07:16 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 19 16:35 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 19 07:32 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 19:11 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 13 11:37 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 123K Apr 13 11:37 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Apr 13 11:33 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 63K Apr 13 11:33 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 447K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldPPPs-PT-050A-LTLFireability-00
FORMULA_NAME ShieldPPPs-PT-050A-LTLFireability-01
FORMULA_NAME ShieldPPPs-PT-050A-LTLFireability-02
FORMULA_NAME ShieldPPPs-PT-050A-LTLFireability-03
FORMULA_NAME ShieldPPPs-PT-050A-LTLFireability-04
FORMULA_NAME ShieldPPPs-PT-050A-LTLFireability-05
FORMULA_NAME ShieldPPPs-PT-050A-LTLFireability-06
FORMULA_NAME ShieldPPPs-PT-050A-LTLFireability-07
FORMULA_NAME ShieldPPPs-PT-050A-LTLFireability-08
FORMULA_NAME ShieldPPPs-PT-050A-LTLFireability-09
FORMULA_NAME ShieldPPPs-PT-050A-LTLFireability-10
FORMULA_NAME ShieldPPPs-PT-050A-LTLFireability-11
FORMULA_NAME ShieldPPPs-PT-050A-LTLFireability-12
FORMULA_NAME ShieldPPPs-PT-050A-LTLFireability-13
FORMULA_NAME ShieldPPPs-PT-050A-LTLFireability-14
FORMULA_NAME ShieldPPPs-PT-050A-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717141758109
FORMULA ShieldPPPs-PT-050A-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-050A-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-050A-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-050A-LTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-050A-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717143534467
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 31 ShieldPPPs-PT-050A-LTLFireability-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for ShieldPPPs-PT-050A-LTLFireability-09
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-31 07:50:06] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ShieldPPPs-PT-050A-LTLFireability-03
[[35mlola[0m][I] time limit : 208 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 50 ShieldPPPs-PT-050A-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 4/208 5/2000 ShieldPPPs-PT-050A-LTLFireability-03 622735 m, 124547 m/sec, 713539 t fired, .
[[35mlola[0m][.] 64 EF STEQ 3/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 9/208 12/2000 ShieldPPPs-PT-050A-LTLFireability-03 1435228 m, 162498 m/sec, 1681807 t fired, .
[[35mlola[0m][.] 64 EF STEQ 8/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 14/208 18/2000 ShieldPPPs-PT-050A-LTLFireability-03 2252213 m, 163397 m/sec, 2625004 t fired, .
[[35mlola[0m][.] 64 EF STEQ 13/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 19/208 24/2000 ShieldPPPs-PT-050A-LTLFireability-03 3060813 m, 161720 m/sec, 3586432 t fired, .
[[35mlola[0m][.] 64 EF STEQ 18/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 24/208 31/2000 ShieldPPPs-PT-050A-LTLFireability-03 3883466 m, 164530 m/sec, 4570460 t fired, .
[[35mlola[0m][.] 64 EF STEQ 23/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 29/208 37/2000 ShieldPPPs-PT-050A-LTLFireability-03 4703837 m, 164074 m/sec, 5549341 t fired, .
[[35mlola[0m][.] 64 EF STEQ 28/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 34/208 43/2000 ShieldPPPs-PT-050A-LTLFireability-03 5511067 m, 161446 m/sec, 6520846 t fired, .
[[35mlola[0m][.] 64 EF STEQ 33/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 39/208 50/2000 ShieldPPPs-PT-050A-LTLFireability-03 6322730 m, 162332 m/sec, 7484825 t fired, .
[[35mlola[0m][.] 64 EF STEQ 38/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 44/208 56/2000 ShieldPPPs-PT-050A-LTLFireability-03 7140588 m, 163571 m/sec, 8427518 t fired, .
[[35mlola[0m][.] 64 EF STEQ 43/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 49/208 62/2000 ShieldPPPs-PT-050A-LTLFireability-03 7944981 m, 160878 m/sec, 9388131 t fired, .
[[35mlola[0m][.] 64 EF STEQ 48/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 54/208 69/2000 ShieldPPPs-PT-050A-LTLFireability-03 8751506 m, 161305 m/sec, 10311352 t fired, .
[[35mlola[0m][.] 64 EF STEQ 53/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 59/208 75/2000 ShieldPPPs-PT-050A-LTLFireability-03 9551786 m, 160056 m/sec, 11260010 t fired, .
[[35mlola[0m][.] 64 EF STEQ 58/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 64/208 81/2000 ShieldPPPs-PT-050A-LTLFireability-03 10367749 m, 163192 m/sec, 12228797 t fired, .
[[35mlola[0m][.] 64 EF STEQ 63/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 69/208 88/2000 ShieldPPPs-PT-050A-LTLFireability-03 11178053 m, 162060 m/sec, 13193405 t fired, .
[[35mlola[0m][.] 64 EF STEQ 68/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 74/208 94/2000 ShieldPPPs-PT-050A-LTLFireability-03 11975250 m, 159439 m/sec, 14148410 t fired, .
[[35mlola[0m][.] 64 EF STEQ 73/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 79/208 100/2000 ShieldPPPs-PT-050A-LTLFireability-03 12776874 m, 160324 m/sec, 15102228 t fired, .
[[35mlola[0m][.] 64 EF STEQ 78/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 84/208 106/2000 ShieldPPPs-PT-050A-LTLFireability-03 13595872 m, 163799 m/sec, 16047456 t fired, .
[[35mlola[0m][.] 64 EF STEQ 83/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 89/208 113/2000 ShieldPPPs-PT-050A-LTLFireability-03 14401746 m, 161174 m/sec, 17008228 t fired, .
[[35mlola[0m][.] 64 EF STEQ 88/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 94/208 119/2000 ShieldPPPs-PT-050A-LTLFireability-03 15212380 m, 162126 m/sec, 17938375 t fired, .
[[35mlola[0m][.] 64 EF STEQ 93/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 99/208 125/2000 ShieldPPPs-PT-050A-LTLFireability-03 16015097 m, 160543 m/sec, 18887165 t fired, .
[[35mlola[0m][.] 64 EF STEQ 98/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 104/208 132/2000 ShieldPPPs-PT-050A-LTLFireability-03 16830882 m, 163157 m/sec, 19857265 t fired, .
[[35mlola[0m][.] 64 EF STEQ 103/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 109/208 138/2000 ShieldPPPs-PT-050A-LTLFireability-03 17646045 m, 163032 m/sec, 20825711 t fired, .
[[35mlola[0m][.] 64 EF STEQ 108/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 114/208 144/2000 ShieldPPPs-PT-050A-LTLFireability-03 18449730 m, 160737 m/sec, 21790798 t fired, .
[[35mlola[0m][.] 64 EF STEQ 113/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 119/208 150/2000 ShieldPPPs-PT-050A-LTLFireability-03 19256247 m, 161303 m/sec, 22748530 t fired, .
[[35mlola[0m][.] 64 EF STEQ 118/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 124/208 157/2000 ShieldPPPs-PT-050A-LTLFireability-03 20065430 m, 161836 m/sec, 23688723 t fired, .
[[35mlola[0m][.] 64 EF STEQ 123/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 129/208 163/2000 ShieldPPPs-PT-050A-LTLFireability-03 20870127 m, 160939 m/sec, 24647350 t fired, .
[[35mlola[0m][.] 64 EF STEQ 128/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 134/208 169/2000 ShieldPPPs-PT-050A-LTLFireability-03 21679643 m, 161903 m/sec, 25581995 t fired, .
[[35mlola[0m][.] 64 EF STEQ 133/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 139/208 175/2000 ShieldPPPs-PT-050A-LTLFireability-03 22482134 m, 160498 m/sec, 26535194 t fired, .
[[35mlola[0m][.] 64 EF STEQ 138/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 144/208 182/2000 ShieldPPPs-PT-050A-LTLFireability-03 23294611 m, 162495 m/sec, 27506419 t fired, .
[[35mlola[0m][.] 64 EF STEQ 143/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 149/208 188/2000 ShieldPPPs-PT-050A-LTLFireability-03 24109594 m, 162996 m/sec, 28480109 t fired, .
[[35mlola[0m][.] 64 EF STEQ 148/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 154/208 194/2000 ShieldPPPs-PT-050A-LTLFireability-03 24910076 m, 160096 m/sec, 29442454 t fired, .
[[35mlola[0m][.] 64 EF STEQ 153/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 159/208 201/2000 ShieldPPPs-PT-050A-LTLFireability-03 25712873 m, 160559 m/sec, 30397766 t fired, .
[[35mlola[0m][.] 64 EF STEQ 158/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 164/208 207/2000 ShieldPPPs-PT-050A-LTLFireability-03 26523016 m, 162028 m/sec, 31327238 t fired, .
[[35mlola[0m][.] 64 EF STEQ 163/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 169/208 213/2000 ShieldPPPs-PT-050A-LTLFireability-03 27323177 m, 160032 m/sec, 32277061 t fired, .
[[35mlola[0m][.] 64 EF STEQ 168/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 174/208 219/2000 ShieldPPPs-PT-050A-LTLFireability-03 28125551 m, 160474 m/sec, 33194403 t fired, .
[[35mlola[0m][.] 64 EF STEQ 173/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 179/208 226/2000 ShieldPPPs-PT-050A-LTLFireability-03 28922826 m, 159455 m/sec, 34132388 t fired, .
[[35mlola[0m][.] 64 EF STEQ 178/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 184/208 232/2000 ShieldPPPs-PT-050A-LTLFireability-03 29727966 m, 161028 m/sec, 35088531 t fired, .
[[35mlola[0m][.] 64 EF STEQ 183/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 189/208 238/2000 ShieldPPPs-PT-050A-LTLFireability-03 30535095 m, 161425 m/sec, 36041372 t fired, .
[[35mlola[0m][.] 64 EF STEQ 188/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 194/208 244/2000 ShieldPPPs-PT-050A-LTLFireability-03 31332908 m, 159562 m/sec, 36997724 t fired, .
[[35mlola[0m][.] 64 EF STEQ 193/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 199/208 251/2000 ShieldPPPs-PT-050A-LTLFireability-03 32131708 m, 159760 m/sec, 37946353 t fired, .
[[35mlola[0m][.] 64 EF STEQ 198/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 204/208 257/2000 ShieldPPPs-PT-050A-LTLFireability-03 32941648 m, 161988 m/sec, 38887932 t fired, .
[[35mlola[0m][.] 64 EF STEQ 203/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 10 (type EXCL) for ShieldPPPs-PT-050A-LTLFireability-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EF STEQ 208/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 ShieldPPPs-PT-050A-LTLFireability-15
[[35mlola[0m][I] time limit : 208 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ShieldPPPs-PT-050A-LTLFireability-03
[[35mlola[0m][I] time limit : 3343 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for ShieldPPPs-PT-050A-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6162
[[35mlola[0m][I] fired transitions : 6162
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 10 (type EXCL) for ShieldPPPs-PT-050A-LTLFireability-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EF STEQ 213/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 ShieldPPPs-PT-050A-LTLFireability-12
[[35mlola[0m][I] time limit : 222 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 5/222 4/2000 ShieldPPPs-PT-050A-LTLFireability-12 284926 m, 56985 m/sec, 1555224 t fired, .
[[35mlola[0m][.] 64 EF STEQ 218/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 10/222 7/2000 ShieldPPPs-PT-050A-LTLFireability-12 522722 m, 47559 m/sec, 3109779 t fired, .
[[35mlola[0m][.] 64 EF STEQ 223/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 15/222 11/2000 ShieldPPPs-PT-050A-LTLFireability-12 779484 m, 51352 m/sec, 4672036 t fired, .
[[35mlola[0m][.] 64 EF STEQ 228/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 20/222 14/2000 ShieldPPPs-PT-050A-LTLFireability-12 1002151 m, 44533 m/sec, 6243323 t fired, .
[[35mlola[0m][.] 64 EF STEQ 233/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 25/222 17/2000 ShieldPPPs-PT-050A-LTLFireability-12 1256785 m, 50926 m/sec, 7814011 t fired, .
[[35mlola[0m][.] 64 EF STEQ 238/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 30/222 20/2000 ShieldPPPs-PT-050A-LTLFireability-12 1493332 m, 47309 m/sec, 9382748 t fired, .
[[35mlola[0m][.] 64 EF STEQ 243/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 35/222 24/2000 ShieldPPPs-PT-050A-LTLFireability-12 1735195 m, 48372 m/sec, 10944344 t fired, .
[[35mlola[0m][.] 64 EF STEQ 248/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 40/222 27/2000 ShieldPPPs-PT-050A-LTLFireability-12 1950515 m, 43064 m/sec, 12515564 t fired, .
[[35mlola[0m][.] 64 EF STEQ 253/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 45/222 30/2000 ShieldPPPs-PT-050A-LTLFireability-12 2192660 m, 48429 m/sec, 14078428 t fired, .
[[35mlola[0m][.] 64 EF STEQ 258/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 50/222 33/2000 ShieldPPPs-PT-050A-LTLFireability-12 2408314 m, 43130 m/sec, 15649506 t fired, .
[[35mlola[0m][.] 64 EF STEQ 263/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 55/222 36/2000 ShieldPPPs-PT-050A-LTLFireability-12 2624944 m, 43326 m/sec, 17213259 t fired, .
[[35mlola[0m][.] 64 EF STEQ 268/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 60/222 39/2000 ShieldPPPs-PT-050A-LTLFireability-12 2871452 m, 49301 m/sec, 18783582 t fired, .
[[35mlola[0m][.] 64 EF STEQ 273/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 65/222 41/2000 ShieldPPPs-PT-050A-LTLFireability-12 3064155 m, 38540 m/sec, 20361424 t fired, .
[[35mlola[0m][.] 64 EF STEQ 278/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 70/222 44/2000 ShieldPPPs-PT-050A-LTLFireability-12 3290983 m, 45365 m/sec, 21918094 t fired, .
[[35mlola[0m][.] 64 EF STEQ 283/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 75/222 47/2000 ShieldPPPs-PT-050A-LTLFireability-12 3497132 m, 41229 m/sec, 23470303 t fired, .
[[35mlola[0m][.] 64 EF STEQ 288/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 80/222 50/2000 ShieldPPPs-PT-050A-LTLFireability-12 3707645 m, 42102 m/sec, 25019560 t fired, .
[[35mlola[0m][.] 64 EF STEQ 293/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 85/222 53/2000 ShieldPPPs-PT-050A-LTLFireability-12 3915276 m, 41526 m/sec, 26576689 t fired, .
[[35mlola[0m][.] 64 EF STEQ 298/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 90/222 55/2000 ShieldPPPs-PT-050A-LTLFireability-12 4118676 m, 40680 m/sec, 28135060 t fired, .
[[35mlola[0m][.] 64 EF STEQ 303/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 95/222 58/2000 ShieldPPPs-PT-050A-LTLFireability-12 4336005 m, 43465 m/sec, 29686752 t fired, .
[[35mlola[0m][.] 64 EF STEQ 308/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 100/222 61/2000 ShieldPPPs-PT-050A-LTLFireability-12 4538798 m, 40558 m/sec, 31242968 t fired, .
[[35mlola[0m][.] 64 EF STEQ 313/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 105/222 64/2000 ShieldPPPs-PT-050A-LTLFireability-12 4749379 m, 42116 m/sec, 32794843 t fired, .
[[35mlola[0m][.] 64 EF STEQ 318/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 110/222 66/2000 ShieldPPPs-PT-050A-LTLFireability-12 4933282 m, 36780 m/sec, 34352097 t fired, .
[[35mlola[0m][.] 64 EF STEQ 323/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 115/222 69/2000 ShieldPPPs-PT-050A-LTLFireability-12 5145029 m, 42349 m/sec, 35903785 t fired, .
[[35mlola[0m][.] 64 EF STEQ 328/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 120/222 72/2000 ShieldPPPs-PT-050A-LTLFireability-12 5342962 m, 39586 m/sec, 37454789 t fired, .
[[35mlola[0m][.] 64 EF STEQ 333/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 125/222 74/2000 ShieldPPPs-PT-050A-LTLFireability-12 5529150 m, 37237 m/sec, 39007988 t fired, .
[[35mlola[0m][.] 64 EF STEQ 338/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 130/222 77/2000 ShieldPPPs-PT-050A-LTLFireability-12 5719209 m, 38011 m/sec, 40556369 t fired, .
[[35mlola[0m][.] 64 EF STEQ 343/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 135/222 80/2000 ShieldPPPs-PT-050A-LTLFireability-12 5928574 m, 41873 m/sec, 42115250 t fired, .
[[35mlola[0m][.] 64 EF STEQ 348/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 140/222 82/2000 ShieldPPPs-PT-050A-LTLFireability-12 6098665 m, 34018 m/sec, 43673645 t fired, .
[[35mlola[0m][.] 64 EF STEQ 353/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 145/222 85/2000 ShieldPPPs-PT-050A-LTLFireability-12 6310375 m, 42342 m/sec, 45196975 t fired, .
[[35mlola[0m][.] 64 EF STEQ 358/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 150/222 87/2000 ShieldPPPs-PT-050A-LTLFireability-12 6511598 m, 40244 m/sec, 46676674 t fired, .
[[35mlola[0m][.] 64 EF STEQ 363/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 155/222 90/2000 ShieldPPPs-PT-050A-LTLFireability-12 6704748 m, 38630 m/sec, 48144300 t fired, .
[[35mlola[0m][.] 64 EF STEQ 368/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 160/222 93/2000 ShieldPPPs-PT-050A-LTLFireability-12 6915124 m, 42075 m/sec, 49620546 t fired, .
[[35mlola[0m][.] 64 EF STEQ 373/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 165/222 95/2000 ShieldPPPs-PT-050A-LTLFireability-12 7099420 m, 36859 m/sec, 51109285 t fired, .
[[35mlola[0m][.] 64 EF STEQ 378/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 170/222 98/2000 ShieldPPPs-PT-050A-LTLFireability-12 7312352 m, 42586 m/sec, 52651924 t fired, .
[[35mlola[0m][.] 64 EF STEQ 383/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 175/222 101/2000 ShieldPPPs-PT-050A-LTLFireability-12 7520843 m, 41698 m/sec, 54202927 t fired, .
[[35mlola[0m][.] 64 EF STEQ 388/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 180/222 103/2000 ShieldPPPs-PT-050A-LTLFireability-12 7723429 m, 40517 m/sec, 55751732 t fired, .
[[35mlola[0m][.] 64 EF STEQ 393/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 185/222 106/2000 ShieldPPPs-PT-050A-LTLFireability-12 7921639 m, 39642 m/sec, 57303075 t fired, .
[[35mlola[0m][.] 64 EF STEQ 398/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 190/222 109/2000 ShieldPPPs-PT-050A-LTLFireability-12 8121120 m, 39896 m/sec, 58851855 t fired, .
[[35mlola[0m][.] 64 EF STEQ 403/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 195/222 111/2000 ShieldPPPs-PT-050A-LTLFireability-12 8323258 m, 40427 m/sec, 60397775 t fired, .
[[35mlola[0m][.] 64 EF STEQ 408/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 200/222 114/2000 ShieldPPPs-PT-050A-LTLFireability-12 8509263 m, 37201 m/sec, 61949725 t fired, .
[[35mlola[0m][.] 64 EF STEQ 413/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 205/222 116/2000 ShieldPPPs-PT-050A-LTLFireability-12 8698503 m, 37848 m/sec, 63487772 t fired, .
[[35mlola[0m][.] 64 EF STEQ 418/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 210/222 119/2000 ShieldPPPs-PT-050A-LTLFireability-12 8907558 m, 41811 m/sec, 65028160 t fired, .
[[35mlola[0m][.] 64 EF STEQ 423/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 215/222 122/2000 ShieldPPPs-PT-050A-LTLFireability-12 9088615 m, 36211 m/sec, 66575747 t fired, .
[[35mlola[0m][.] 64 EF STEQ 428/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 220/222 124/2000 ShieldPPPs-PT-050A-LTLFireability-12 9278809 m, 38038 m/sec, 68128168 t fired, .
[[35mlola[0m][.] 64 EF STEQ 433/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 45 (type EXCL) for ShieldPPPs-PT-050A-LTLFireability-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EF STEQ 438/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 ShieldPPPs-PT-050A-LTLFireability-07
[[35mlola[0m][I] time limit : 222 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 ShieldPPPs-PT-050A-LTLFireability-12
[[35mlola[0m][I] time limit : 3113 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 5/222 6/2000 ShieldPPPs-PT-050A-LTLFireability-07 447382 m, 89476 m/sec, 1424816 t fired, .
[[35mlola[0m][.] 45 LTL EXCL 5/3113 4/5 ShieldPPPs-PT-050A-LTLFireability-12 278672 m, -1800027 m/sec, 1514631 t fired, .
[[35mlola[0m][.] 64 EF STEQ 443/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 45 (type EXCL) for ShieldPPPs-PT-050A-LTLFireability-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 10/222 11/2000 ShieldPPPs-PT-050A-LTLFireability-07 868391 m, 84201 m/sec, 2895528 t fired, .
[[35mlola[0m][.] 64 EF STEQ 448/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 15/222 17/2000 ShieldPPPs-PT-050A-LTLFireability-07 1299014 m, 86124 m/sec, 4385427 t fired, .
[[35mlola[0m][.] 64 EF STEQ 453/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 20/222 21/2000 ShieldPPPs-PT-050A-LTLFireability-07 1698674 m, 79932 m/sec, 5831338 t fired, .
[[35mlola[0m][.] 64 EF STEQ 458/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 25/222 26/2000 ShieldPPPs-PT-050A-LTLFireability-07 2085488 m, 77362 m/sec, 7271243 t fired, .
[[35mlola[0m][.] 64 EF STEQ 463/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 30/222 31/2000 ShieldPPPs-PT-050A-LTLFireability-07 2470938 m, 77090 m/sec, 8712757 t fired, .
[[35mlola[0m][.] 64 EF STEQ 468/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 35/222 36/2000 ShieldPPPs-PT-050A-LTLFireability-07 2833571 m, 72526 m/sec, 10146008 t fired, .
[[35mlola[0m][.] 64 EF STEQ 473/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 40/222 40/2000 ShieldPPPs-PT-050A-LTLFireability-07 3201422 m, 73570 m/sec, 11577002 t fired, .
[[35mlola[0m][.] 64 EF STEQ 478/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 45/222 44/2000 ShieldPPPs-PT-050A-LTLFireability-07 3558914 m, 71498 m/sec, 13012312 t fired, .
[[35mlola[0m][.] 64 EF STEQ 483/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 50/222 49/2000 ShieldPPPs-PT-050A-LTLFireability-07 3917269 m, 71671 m/sec, 14446611 t fired, .
[[35mlola[0m][.] 64 EF STEQ 488/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 55/222 53/2000 ShieldPPPs-PT-050A-LTLFireability-07 4261951 m, 68936 m/sec, 15883801 t fired, .
[[35mlola[0m][.] 64 EF STEQ 493/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 60/222 57/2000 ShieldPPPs-PT-050A-LTLFireability-07 4606012 m, 68812 m/sec, 17356707 t fired, .
[[35mlola[0m][.] 64 EF STEQ 498/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 65/222 62/2000 ShieldPPPs-PT-050A-LTLFireability-07 4957531 m, 70303 m/sec, 18848241 t fired, .
[[35mlola[0m][.] 64 EF STEQ 503/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 70/222 66/2000 ShieldPPPs-PT-050A-LTLFireability-07 5320938 m, 72681 m/sec, 20336225 t fired, .
[[35mlola[0m][.] 64 EF STEQ 508/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 75/222 71/2000 ShieldPPPs-PT-050A-LTLFireability-07 5700996 m, 76011 m/sec, 21817900 t fired, .
[[35mlola[0m][.] 64 EF STEQ 513/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 80/222 76/2000 ShieldPPPs-PT-050A-LTLFireability-07 6072999 m, 74400 m/sec, 23306508 t fired, .
[[35mlola[0m][.] 64 EF STEQ 518/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 85/222 80/2000 ShieldPPPs-PT-050A-LTLFireability-07 6438689 m, 73138 m/sec, 24776437 t fired, .
[[35mlola[0m][.] 64 EF STEQ 523/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 90/222 84/2000 ShieldPPPs-PT-050A-LTLFireability-07 6781597 m, 68581 m/sec, 26205363 t fired, .
[[35mlola[0m][.] 64 EF STEQ 528/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 95/222 88/2000 ShieldPPPs-PT-050A-LTLFireability-07 7113402 m, 66361 m/sec, 27633096 t fired, .
[[35mlola[0m][.] 64 EF STEQ 533/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 100/222 93/2000 ShieldPPPs-PT-050A-LTLFireability-07 7451916 m, 67702 m/sec, 29064549 t fired, .
[[35mlola[0m][.] 64 EF STEQ 538/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 105/222 97/2000 ShieldPPPs-PT-050A-LTLFireability-07 7816834 m, 72983 m/sec, 30555687 t fired, .
[[35mlola[0m][.] 64 EF STEQ 543/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 110/222 102/2000 ShieldPPPs-PT-050A-LTLFireability-07 8198696 m, 76372 m/sec, 32050334 t fired, .
[[35mlola[0m][.] 64 EF STEQ 548/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 115/222 106/2000 ShieldPPPs-PT-050A-LTLFireability-07 8575098 m, 75280 m/sec, 33554458 t fired, .
[[35mlola[0m][.] 64 EF STEQ 553/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 120/222 111/2000 ShieldPPPs-PT-050A-LTLFireability-07 8948067 m, 74593 m/sec, 35053963 t fired, .
[[35mlola[0m][.] 64 EF STEQ 558/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 125/222 115/2000 ShieldPPPs-PT-050A-LTLFireability-07 9307644 m, 71915 m/sec, 36554220 t fired, .
[[35mlola[0m][.] 64 EF STEQ 563/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 130/222 120/2000 ShieldPPPs-PT-050A-LTLFireability-07 9651922 m, 68855 m/sec, 38055633 t fired, .
[[35mlola[0m][.] 64 EF STEQ 568/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 135/222 124/2000 ShieldPPPs-PT-050A-LTLFireability-07 10002208 m, 70057 m/sec, 39564975 t fired, .
[[35mlola[0m][.] 64 EF STEQ 573/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 140/222 129/2000 ShieldPPPs-PT-050A-LTLFireability-07 10433267 m, 86211 m/sec, 41057869 t fired, .
[[35mlola[0m][.] 64 EF STEQ 578/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 145/222 135/2000 ShieldPPPs-PT-050A-LTLFireability-07 10857254 m, 84797 m/sec, 42552313 t fired, .
[[35mlola[0m][.] 64 EF STEQ 583/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 150/222 140/2000 ShieldPPPs-PT-050A-LTLFireability-07 11288138 m, 86176 m/sec, 44048652 t fired, .
[[35mlola[0m][.] 64 EF STEQ 588/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 155/222 145/2000 ShieldPPPs-PT-050A-LTLFireability-07 11707476 m, 83867 m/sec, 45544962 t fired, .
[[35mlola[0m][.] 64 EF STEQ 593/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 160/222 150/2000 ShieldPPPs-PT-050A-LTLFireability-07 12103206 m, 79146 m/sec, 47039348 t fired, .
[[35mlola[0m][.] 64 EF STEQ 598/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 165/222 155/2000 ShieldPPPs-PT-050A-LTLFireability-07 12494866 m, 78332 m/sec, 48545634 t fired, .
[[35mlola[0m][.] 64 EF STEQ 603/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 170/222 160/2000 ShieldPPPs-PT-050A-LTLFireability-07 12878852 m, 76797 m/sec, 50033146 t fired, .
[[35mlola[0m][.] 64 EF STEQ 608/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 175/222 164/2000 ShieldPPPs-PT-050A-LTLFireability-07 13249990 m, 74227 m/sec, 51519131 t fired, .
[[35mlola[0m][.] 64 EF STEQ 613/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 180/222 169/2000 ShieldPPPs-PT-050A-LTLFireability-07 13632867 m, 76575 m/sec, 53009368 t fired, .
[[35mlola[0m][.] 64 EF STEQ 618/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 185/222 173/2000 ShieldPPPs-PT-050A-LTLFireability-07 13992538 m, 71934 m/sec, 54501126 t fired, .
[[35mlola[0m][.] 64 EF STEQ 623/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 190/222 178/2000 ShieldPPPs-PT-050A-LTLFireability-07 14352190 m, 71930 m/sec, 55972939 t fired, .
[[35mlola[0m][.] 64 EF STEQ 628/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 195/222 182/2000 ShieldPPPs-PT-050A-LTLFireability-07 14682124 m, 65986 m/sec, 57407877 t fired, .
[[35mlola[0m][.] 64 EF STEQ 633/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 200/222 186/2000 ShieldPPPs-PT-050A-LTLFireability-07 15010866 m, 65748 m/sec, 58855073 t fired, .
[[35mlola[0m][.] 64 EF STEQ 638/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 205/222 190/2000 ShieldPPPs-PT-050A-LTLFireability-07 15381610 m, 74148 m/sec, 60283719 t fired, .
[[35mlola[0m][.] 64 EF STEQ 643/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 210/222 195/2000 ShieldPPPs-PT-050A-LTLFireability-07 15739688 m, 71615 m/sec, 61716446 t fired, .
[[35mlola[0m][.] 64 EF STEQ 648/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 215/222 199/2000 ShieldPPPs-PT-050A-LTLFireability-07 16108445 m, 73751 m/sec, 63148129 t fired, .
[[35mlola[0m][.] 64 EF STEQ 653/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 220/222 204/2000 ShieldPPPs-PT-050A-LTLFireability-07 16457832 m, 69877 m/sec, 64576552 t fired, .
[[35mlola[0m][.] 64 EF STEQ 658/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 26 (type EXCL) for ShieldPPPs-PT-050A-LTLFireability-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EF STEQ 663/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 18 ShieldPPPs-PT-050A-LTLFireability-06
[[35mlola[0m][I] time limit : 222 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 ShieldPPPs-PT-050A-LTLFireability-07
[[35mlola[0m][I] time limit : 2888 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for ShieldPPPs-PT-050A-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 26 (type EXCL) for ShieldPPPs-PT-050A-LTLFireability-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EF STEQ 668/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ShieldPPPs-PT-050A-LTLFireability-05
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 5/240 6/2000 ShieldPPPs-PT-050A-LTLFireability-05 443718 m, 88743 m/sec, 1424688 t fired, .
[[35mlola[0m][.] 64 EF STEQ 673/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 10/240 11/2000 ShieldPPPs-PT-050A-LTLFireability-05 827201 m, 76696 m/sec, 2840983 t fired, .
[[35mlola[0m][.] 64 EF STEQ 678/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 15/240 16/2000 ShieldPPPs-PT-050A-LTLFireability-05 1199286 m, 74417 m/sec, 4254502 t fired, .
[[35mlola[0m][.] 64 EF STEQ 683/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 20/240 22/2000 ShieldPPPs-PT-050A-LTLFireability-05 1605302 m, 81203 m/sec, 5669002 t fired, .
[[35mlola[0m][.] 64 EF STEQ 688/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 25/240 26/2000 ShieldPPPs-PT-050A-LTLFireability-05 1959191 m, 70777 m/sec, 7099836 t fired, .
[[35mlola[0m][.] 64 EF STEQ 693/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 30/240 31/2000 ShieldPPPs-PT-050A-LTLFireability-05 2344433 m, 77048 m/sec, 8527930 t fired, .
[[35mlola[0m][.] 64 EF STEQ 698/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 35/240 37/2000 ShieldPPPs-PT-050A-LTLFireability-05 2742174 m, 79548 m/sec, 9947150 t fired, .
[[35mlola[0m][.] 64 EF STEQ 703/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 40/240 41/2000 ShieldPPPs-PT-050A-LTLFireability-05 3101593 m, 71883 m/sec, 11370471 t fired, .
[[35mlola[0m][.] 64 EF STEQ 708/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 45/240 47/2000 ShieldPPPs-PT-050A-LTLFireability-05 3492747 m, 78230 m/sec, 12799118 t fired, .
[[35mlola[0m][.] 64 EF STEQ 713/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 50/240 51/2000 ShieldPPPs-PT-050A-LTLFireability-05 3833923 m, 68235 m/sec, 14231950 t fired, .
[[35mlola[0m][.] 64 EF STEQ 718/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 55/240 56/2000 ShieldPPPs-PT-050A-LTLFireability-05 4220900 m, 77395 m/sec, 15657051 t fired, .
[[35mlola[0m][.] 64 EF STEQ 723/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 60/240 61/2000 ShieldPPPs-PT-050A-LTLFireability-05 4585335 m, 72887 m/sec, 17087556 t fired, .
[[35mlola[0m][.] 64 EF STEQ 728/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 65/240 65/2000 ShieldPPPs-PT-050A-LTLFireability-05 4924363 m, 67805 m/sec, 18512187 t fired, .
[[35mlola[0m][.] 64 EF STEQ 733/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 70/240 70/2000 ShieldPPPs-PT-050A-LTLFireability-05 5263961 m, 67919 m/sec, 19938732 t fired, .
[[35mlola[0m][.] 64 EF STEQ 738/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 75/240 75/2000 ShieldPPPs-PT-050A-LTLFireability-05 5662509 m, 79709 m/sec, 21362017 t fired, .
[[35mlola[0m][.] 64 EF STEQ 743/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 80/240 79/2000 ShieldPPPs-PT-050A-LTLFireability-05 5992327 m, 65963 m/sec, 22801216 t fired, .
[[35mlola[0m][.] 64 EF STEQ 748/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 85/240 84/2000 ShieldPPPs-PT-050A-LTLFireability-05 6324094 m, 66353 m/sec, 24231553 t fired, .
[[35mlola[0m][.] 64 EF STEQ 753/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 90/240 88/2000 ShieldPPPs-PT-050A-LTLFireability-05 6676783 m, 70537 m/sec, 25639495 t fired, .
[[35mlola[0m][.] 64 EF STEQ 758/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 95/240 93/2000 ShieldPPPs-PT-050A-LTLFireability-05 7009091 m, 66461 m/sec, 27068897 t fired, .
[[35mlola[0m][.] 64 EF STEQ 763/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 100/240 97/2000 ShieldPPPs-PT-050A-LTLFireability-05 7352226 m, 68627 m/sec, 28542464 t fired, .
[[35mlola[0m][.] 64 EF STEQ 768/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 105/240 102/2000 ShieldPPPs-PT-050A-LTLFireability-05 7725265 m, 74607 m/sec, 30014087 t fired, .
[[35mlola[0m][.] 64 EF STEQ 773/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 110/240 107/2000 ShieldPPPs-PT-050A-LTLFireability-05 8049930 m, 64933 m/sec, 31489502 t fired, .
[[35mlola[0m][.] 64 EF STEQ 778/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 115/240 111/2000 ShieldPPPs-PT-050A-LTLFireability-05 8392229 m, 68459 m/sec, 32969957 t fired, .
[[35mlola[0m][.] 64 EF STEQ 783/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 120/240 116/2000 ShieldPPPs-PT-050A-LTLFireability-05 8762852 m, 74124 m/sec, 34440270 t fired, .
[[35mlola[0m][.] 64 EF STEQ 788/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 125/240 120/2000 ShieldPPPs-PT-050A-LTLFireability-05 9100879 m, 67605 m/sec, 35914644 t fired, .
[[35mlola[0m][.] 64 EF STEQ 793/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 130/240 125/2000 ShieldPPPs-PT-050A-LTLFireability-05 9452570 m, 70338 m/sec, 37382536 t fired, .
[[35mlola[0m][.] 64 EF STEQ 798/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 135/240 129/2000 ShieldPPPs-PT-050A-LTLFireability-05 9765609 m, 62607 m/sec, 38849239 t fired, .
[[35mlola[0m][.] 64 EF STEQ 803/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 140/240 134/2000 ShieldPPPs-PT-050A-LTLFireability-05 10107773 m, 68432 m/sec, 40323031 t fired, .
[[35mlola[0m][.] 64 EF STEQ 808/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 145/240 138/2000 ShieldPPPs-PT-050A-LTLFireability-05 10436412 m, 65727 m/sec, 41732563 t fired, .
[[35mlola[0m][.] 64 EF STEQ 813/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 150/240 142/2000 ShieldPPPs-PT-050A-LTLFireability-05 10765907 m, 65899 m/sec, 43207910 t fired, .
[[35mlola[0m][.] 64 EF STEQ 818/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 155/240 146/2000 ShieldPPPs-PT-050A-LTLFireability-05 11083361 m, 63490 m/sec, 44686450 t fired, .
[[35mlola[0m][.] 64 EF STEQ 823/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 160/240 151/2000 ShieldPPPs-PT-050A-LTLFireability-05 11401123 m, 63552 m/sec, 46161853 t fired, .
[[35mlola[0m][.] 64 EF STEQ 828/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 165/240 155/2000 ShieldPPPs-PT-050A-LTLFireability-05 11760717 m, 71918 m/sec, 47637195 t fired, .
[[35mlola[0m][.] 64 EF STEQ 833/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 170/240 159/2000 ShieldPPPs-PT-050A-LTLFireability-05 12068080 m, 61472 m/sec, 49121470 t fired, .
[[35mlola[0m][.] 64 EF STEQ 838/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 175/240 164/2000 ShieldPPPs-PT-050A-LTLFireability-05 12377585 m, 61901 m/sec, 50589894 t fired, .
[[35mlola[0m][.] 64 EF STEQ 843/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 180/240 168/2000 ShieldPPPs-PT-050A-LTLFireability-05 12745917 m, 73666 m/sec, 52043960 t fired, .
[[35mlola[0m][.] 64 EF STEQ 848/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 185/240 173/2000 ShieldPPPs-PT-050A-LTLFireability-05 13088102 m, 68437 m/sec, 53512743 t fired, .
[[35mlola[0m][.] 64 EF STEQ 853/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 190/240 177/2000 ShieldPPPs-PT-050A-LTLFireability-05 13431155 m, 68610 m/sec, 54981885 t fired, .
[[35mlola[0m][.] 64 EF STEQ 858/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 195/240 182/2000 ShieldPPPs-PT-050A-LTLFireability-05 13803640 m, 74497 m/sec, 56449964 t fired, .
[[35mlola[0m][.] 64 EF STEQ 863/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 200/240 187/2000 ShieldPPPs-PT-050A-LTLFireability-05 14127367 m, 64745 m/sec, 57927841 t fired, .
[[35mlola[0m][.] 64 EF STEQ 868/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 205/240 191/2000 ShieldPPPs-PT-050A-LTLFireability-05 14462159 m, 66958 m/sec, 59409006 t fired, .
[[35mlola[0m][.] 64 EF STEQ 873/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 210/240 196/2000 ShieldPPPs-PT-050A-LTLFireability-05 14836043 m, 74776 m/sec, 60876264 t fired, .
[[35mlola[0m][.] 64 EF STEQ 878/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 215/240 200/2000 ShieldPPPs-PT-050A-LTLFireability-05 15176365 m, 68064 m/sec, 62347718 t fired, .
[[35mlola[0m][.] 64 EF STEQ 883/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 220/240 205/2000 ShieldPPPs-PT-050A-LTLFireability-05 15527538 m, 70234 m/sec, 63814722 t fired, .
[[35mlola[0m][.] 64 EF STEQ 888/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 225/240 209/2000 ShieldPPPs-PT-050A-LTLFireability-05 15847595 m, 64011 m/sec, 65287929 t fired, .
[[35mlola[0m][.] 64 EF STEQ 893/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 230/240 214/2000 ShieldPPPs-PT-050A-LTLFireability-05 16184114 m, 67303 m/sec, 66758946 t fired, .
[[35mlola[0m][.] 64 EF STEQ 898/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 235/240 218/2000 ShieldPPPs-PT-050A-LTLFireability-05 16526767 m, 68530 m/sec, 68224042 t fired, .
[[35mlola[0m][.] 64 EF STEQ 903/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 240/240 222/2000 ShieldPPPs-PT-050A-LTLFireability-05 16856020 m, 65850 m/sec, 69697921 t fired, .
[[35mlola[0m][.] 64 EF STEQ 908/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for ShieldPPPs-PT-050A-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EF STEQ 913/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ShieldPPPs-PT-050A-LTLFireability-02
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ShieldPPPs-PT-050A-LTLFireability-05
[[35mlola[0m][I] time limit : 2638 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 16 (type EXCL) for ShieldPPPs-PT-050A-LTLFireability-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 5/239 2/2000 ShieldPPPs-PT-050A-LTLFireability-02 193225 m, 38645 m/sec, 1631657 t fired, .
[[35mlola[0m][.] 64 EF STEQ 918/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 10/239 3/2000 ShieldPPPs-PT-050A-LTLFireability-02 367700 m, 34895 m/sec, 3311018 t fired, .
[[35mlola[0m][.] 64 EF STEQ 923/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 15/239 4/2000 ShieldPPPs-PT-050A-LTLFireability-02 542114 m, 34882 m/sec, 5001213 t fired, .
[[35mlola[0m][.] 64 EF STEQ 928/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 20/239 5/2000 ShieldPPPs-PT-050A-LTLFireability-02 716853 m, 34947 m/sec, 6674284 t fired, .
[[35mlola[0m][.] 64 EF STEQ 933/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 25/239 6/2000 ShieldPPPs-PT-050A-LTLFireability-02 874056 m, 31440 m/sec, 8294636 t fired, .
[[35mlola[0m][.] 64 EF STEQ 938/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 30/239 7/2000 ShieldPPPs-PT-050A-LTLFireability-02 1035879 m, 32364 m/sec, 9915057 t fired, .
[[35mlola[0m][.] 64 EF STEQ 943/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 35/239 9/2000 ShieldPPPs-PT-050A-LTLFireability-02 1210339 m, 34892 m/sec, 11544586 t fired, .
[[35mlola[0m][.] 64 EF STEQ 948/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 40/239 10/2000 ShieldPPPs-PT-050A-LTLFireability-02 1371007 m, 32133 m/sec, 13134483 t fired, .
[[35mlola[0m][.] 64 EF STEQ 953/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 45/239 11/2000 ShieldPPPs-PT-050A-LTLFireability-02 1535184 m, 32835 m/sec, 14709008 t fired, .
[[35mlola[0m][.] 64 EF STEQ 958/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 50/239 12/2000 ShieldPPPs-PT-050A-LTLFireability-02 1687634 m, 30490 m/sec, 16279431 t fired, .
[[35mlola[0m][.] 64 EF STEQ 963/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 55/239 13/2000 ShieldPPPs-PT-050A-LTLFireability-02 1838244 m, 30122 m/sec, 17840964 t fired, .
[[35mlola[0m][.] 64 EF STEQ 968/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 60/239 14/2000 ShieldPPPs-PT-050A-LTLFireability-02 1994506 m, 31252 m/sec, 19406936 t fired, .
[[35mlola[0m][.] 64 EF STEQ 973/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 65/239 15/2000 ShieldPPPs-PT-050A-LTLFireability-02 2150524 m, 31203 m/sec, 20968990 t fired, .
[[35mlola[0m][.] 64 EF STEQ 978/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 70/239 16/2000 ShieldPPPs-PT-050A-LTLFireability-02 2320190 m, 33933 m/sec, 22554862 t fired, .
[[35mlola[0m][.] 64 EF STEQ 983/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 75/239 17/2000 ShieldPPPs-PT-050A-LTLFireability-02 2478349 m, 31631 m/sec, 24224225 t fired, .
[[35mlola[0m][.] 64 EF STEQ 988/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 80/239 18/2000 ShieldPPPs-PT-050A-LTLFireability-02 2628143 m, 29958 m/sec, 25903555 t fired, .
[[35mlola[0m][.] 64 EF STEQ 993/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 85/239 19/2000 ShieldPPPs-PT-050A-LTLFireability-02 2787346 m, 31840 m/sec, 27593079 t fired, .
[[35mlola[0m][.] 64 EF STEQ 998/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 90/239 20/2000 ShieldPPPs-PT-050A-LTLFireability-02 2930669 m, 28664 m/sec, 29282613 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1003/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 95/239 21/2000 ShieldPPPs-PT-050A-LTLFireability-02 3079026 m, 29671 m/sec, 30968063 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1008/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 100/239 22/2000 ShieldPPPs-PT-050A-LTLFireability-02 3230462 m, 30287 m/sec, 32653150 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1013/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 105/239 23/2000 ShieldPPPs-PT-050A-LTLFireability-02 3380680 m, 30043 m/sec, 34335876 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1018/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 110/239 24/2000 ShieldPPPs-PT-050A-LTLFireability-02 3540214 m, 31906 m/sec, 36028478 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1023/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 115/239 25/2000 ShieldPPPs-PT-050A-LTLFireability-02 3705974 m, 33152 m/sec, 37721236 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1028/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 120/239 26/2000 ShieldPPPs-PT-050A-LTLFireability-02 3860356 m, 30876 m/sec, 39418421 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1033/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 125/239 27/2000 ShieldPPPs-PT-050A-LTLFireability-02 4012783 m, 30485 m/sec, 41109630 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1038/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 130/239 29/2000 ShieldPPPs-PT-050A-LTLFireability-02 4169479 m, 31339 m/sec, 42797836 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1043/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 135/239 30/2000 ShieldPPPs-PT-050A-LTLFireability-02 4322517 m, 30607 m/sec, 44498077 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1048/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 140/239 31/2000 ShieldPPPs-PT-050A-LTLFireability-02 4466537 m, 28804 m/sec, 46202942 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1053/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 145/239 31/2000 ShieldPPPs-PT-050A-LTLFireability-02 4606169 m, 27926 m/sec, 47904088 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1058/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 150/239 32/2000 ShieldPPPs-PT-050A-LTLFireability-02 4748088 m, 28383 m/sec, 49605542 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1063/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 155/239 33/2000 ShieldPPPs-PT-050A-LTLFireability-02 4887507 m, 27883 m/sec, 51305302 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1068/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 160/239 34/2000 ShieldPPPs-PT-050A-LTLFireability-02 5051673 m, 32833 m/sec, 52997021 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1073/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 165/239 36/2000 ShieldPPPs-PT-050A-LTLFireability-02 5211855 m, 32036 m/sec, 54692247 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1078/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 170/239 37/2000 ShieldPPPs-PT-050A-LTLFireability-02 5361864 m, 30001 m/sec, 56344752 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1083/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 175/239 38/2000 ShieldPPPs-PT-050A-LTLFireability-02 5509554 m, 29538 m/sec, 57981742 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1088/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 180/239 39/2000 ShieldPPPs-PT-050A-LTLFireability-02 5679016 m, 33892 m/sec, 59617033 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1093/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 185/239 40/2000 ShieldPPPs-PT-050A-LTLFireability-02 5851921 m, 34581 m/sec, 61259145 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1098/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 190/239 41/2000 ShieldPPPs-PT-050A-LTLFireability-02 6022766 m, 34169 m/sec, 62939840 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1103/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 195/239 42/2000 ShieldPPPs-PT-050A-LTLFireability-02 6176108 m, 30668 m/sec, 64617481 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1108/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 200/239 43/2000 ShieldPPPs-PT-050A-LTLFireability-02 6335247 m, 31827 m/sec, 66306194 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1113/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 205/239 44/2000 ShieldPPPs-PT-050A-LTLFireability-02 6491703 m, 31291 m/sec, 67998907 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1118/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 210/239 45/2000 ShieldPPPs-PT-050A-LTLFireability-02 6635789 m, 28817 m/sec, 69700616 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1123/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 215/239 46/2000 ShieldPPPs-PT-050A-LTLFireability-02 6791212 m, 31084 m/sec, 71394986 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1128/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 220/239 47/2000 ShieldPPPs-PT-050A-LTLFireability-02 6950742 m, 31906 m/sec, 73086917 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1133/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 225/239 48/2000 ShieldPPPs-PT-050A-LTLFireability-02 7129020 m, 35655 m/sec, 74774861 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1138/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 230/239 50/2000 ShieldPPPs-PT-050A-LTLFireability-02 7294771 m, 33150 m/sec, 76470870 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1143/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 235/239 51/2000 ShieldPPPs-PT-050A-LTLFireability-02 7451398 m, 31325 m/sec, 78160325 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1148/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 7 (type EXCL) for ShieldPPPs-PT-050A-LTLFireability-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EF STEQ 1153/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ShieldPPPs-PT-050A-LTLFireability-01
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ShieldPPPs-PT-050A-LTLFireability-02
[[35mlola[0m][I] time limit : 2398 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ShieldPPPs-PT-050A-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6259
[[35mlola[0m][I] fired transitions : 6259
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 5/239 2/5 ShieldPPPs-PT-050A-LTLFireability-02 198796 m, -1450520 m/sec, 1691591 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1158/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 10/239 3/5 ShieldPPPs-PT-050A-LTLFireability-02 376372 m, 35515 m/sec, 3389543 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1163/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 15/239 4/5 ShieldPPPs-PT-050A-LTLFireability-02 550288 m, 34783 m/sec, 5090410 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1168/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 20/239 5/5 ShieldPPPs-PT-050A-LTLFireability-02 727919 m, 35526 m/sec, 6791257 t fired, .
[[35mlola[0m][.] 64 EF STEQ 1173/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 7 (type EXCL) for ShieldPPPs-PT-050A-LTLFireability-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-14: CONJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EF STEQ 1178/3551 0/5 ShieldPPPs-PT-050A-LTLFireability-14 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ShieldPPPs-PT-050A-LTLFireability-00
[[35mlola[0m][I] time limit : 263 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ShieldPPPs-PT-050A-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 50 ShieldPPPs-PT-050A-LTLFireability-14
[[35mlola[0m][I] time limit : 296 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for ShieldPPPs-PT-050A-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for ShieldPPPs-PT-050A-LTLFireability-14 (obsolete)
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 ShieldPPPs-PT-050A-LTLFireability-13
[[35mlola[0m][I] time limit : 395 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 5/395 9/2000 ShieldPPPs-PT-050A-LTLFireability-13 784291 m, 156858 m/sec, 1045073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 10/395 16/2000 ShieldPPPs-PT-050A-LTLFireability-13 1563080 m, 155757 m/sec, 2085351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 15/395 25/2000 ShieldPPPs-PT-050A-LTLFireability-13 2331168 m, 153617 m/sec, 3109624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 20/395 33/2000 ShieldPPPs-PT-050A-LTLFireability-13 3093409 m, 152448 m/sec, 4121986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 25/395 41/2000 ShieldPPPs-PT-050A-LTLFireability-13 3856310 m, 152580 m/sec, 5138728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 30/395 49/2000 ShieldPPPs-PT-050A-LTLFireability-13 4614276 m, 151593 m/sec, 6147622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 35/395 57/2000 ShieldPPPs-PT-050A-LTLFireability-13 5371385 m, 151421 m/sec, 7155296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 40/395 65/2000 ShieldPPPs-PT-050A-LTLFireability-13 6127688 m, 151260 m/sec, 8159566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 45/395 73/2000 ShieldPPPs-PT-050A-LTLFireability-13 6877938 m, 150050 m/sec, 9162855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 50/395 80/2000 ShieldPPPs-PT-050A-LTLFireability-13 7625630 m, 149538 m/sec, 10161804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 55/395 86/2000 ShieldPPPs-PT-050A-LTLFireability-13 8369208 m, 148715 m/sec, 11150065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 60/395 92/2000 ShieldPPPs-PT-050A-LTLFireability-13 9115120 m, 149182 m/sec, 12144397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 65/395 98/2000 ShieldPPPs-PT-050A-LTLFireability-13 9864905 m, 149957 m/sec, 13141471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 70/395 105/2000 ShieldPPPs-PT-050A-LTLFireability-13 10613779 m, 149774 m/sec, 14135237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 75/395 111/2000 ShieldPPPs-PT-050A-LTLFireability-13 11357866 m, 148817 m/sec, 15129804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 80/395 117/2000 ShieldPPPs-PT-050A-LTLFireability-13 12098528 m, 148132 m/sec, 16120065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 85/395 123/2000 ShieldPPPs-PT-050A-LTLFireability-13 12839592 m, 148212 m/sec, 17105135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 90/395 130/2000 ShieldPPPs-PT-050A-LTLFireability-13 13580451 m, 148171 m/sec, 18091192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 95/395 136/2000 ShieldPPPs-PT-050A-LTLFireability-13 14318888 m, 147687 m/sec, 19074395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 100/395 142/2000 ShieldPPPs-PT-050A-LTLFireability-13 15061590 m, 148540 m/sec, 20060950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 105/395 148/2000 ShieldPPPs-PT-050A-LTLFireability-13 15798444 m, 147370 m/sec, 21047845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 110/395 154/2000 ShieldPPPs-PT-050A-LTLFireability-13 16535450 m, 147401 m/sec, 22029160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 115/395 161/2000 ShieldPPPs-PT-050A-LTLFireability-13 17274738 m, 147857 m/sec, 23013103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 120/395 167/2000 ShieldPPPs-PT-050A-LTLFireability-13 18016224 m, 148297 m/sec, 23999471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 125/395 173/2000 ShieldPPPs-PT-050A-LTLFireability-13 18753856 m, 147526 m/sec, 24979608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 130/395 179/2000 ShieldPPPs-PT-050A-LTLFireability-13 19490478 m, 147324 m/sec, 25963103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 135/395 186/2000 ShieldPPPs-PT-050A-LTLFireability-13 20226510 m, 147206 m/sec, 26947489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 140/395 194/2000 ShieldPPPs-PT-050A-LTLFireability-13 20964552 m, 147608 m/sec, 27928439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 145/395 201/2000 ShieldPPPs-PT-050A-LTLFireability-13 21704010 m, 147891 m/sec, 28912030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 150/395 208/2000 ShieldPPPs-PT-050A-LTLFireability-13 22442720 m, 147742 m/sec, 29895473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 155/395 216/2000 ShieldPPPs-PT-050A-LTLFireability-13 23182089 m, 147873 m/sec, 30878273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 160/395 223/2000 ShieldPPPs-PT-050A-LTLFireability-13 23917316 m, 147045 m/sec, 31862961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 165/395 230/2000 ShieldPPPs-PT-050A-LTLFireability-13 24653248 m, 147186 m/sec, 32842569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 170/395 238/2000 ShieldPPPs-PT-050A-LTLFireability-13 25387463 m, 146843 m/sec, 33820106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 175/395 245/2000 ShieldPPPs-PT-050A-LTLFireability-13 26117726 m, 146052 m/sec, 34792481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 180/395 251/2000 ShieldPPPs-PT-050A-LTLFireability-13 26836748 m, 143804 m/sec, 35746974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 185/395 257/2000 ShieldPPPs-PT-050A-LTLFireability-13 27549083 m, 142467 m/sec, 36701577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 190/395 263/2000 ShieldPPPs-PT-050A-LTLFireability-13 28265647 m, 143312 m/sec, 37653891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 195/395 269/2000 ShieldPPPs-PT-050A-LTLFireability-13 28978328 m, 142536 m/sec, 38602050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 200/395 275/2000 ShieldPPPs-PT-050A-LTLFireability-13 29694145 m, 143163 m/sec, 39552513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 205/395 281/2000 ShieldPPPs-PT-050A-LTLFireability-13 30403326 m, 141836 m/sec, 40502903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 210/395 287/2000 ShieldPPPs-PT-050A-LTLFireability-13 31113499 m, 142034 m/sec, 41447676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 215/395 293/2000 ShieldPPPs-PT-050A-LTLFireability-13 31825483 m, 142396 m/sec, 42394736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 220/395 299/2000 ShieldPPPs-PT-050A-LTLFireability-13 32542008 m, 143305 m/sec, 43345965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 225/395 305/2000 ShieldPPPs-PT-050A-LTLFireability-13 33254761 m, 142550 m/sec, 44301186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 230/395 311/2000 ShieldPPPs-PT-050A-LTLFireability-13 33973287 m, 143705 m/sec, 45257544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 235/395 317/2000 ShieldPPPs-PT-050A-LTLFireability-13 34693741 m, 144090 m/sec, 46215763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 240/395 323/2000 ShieldPPPs-PT-050A-LTLFireability-13 35416794 m, 144610 m/sec, 47174635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 245/395 329/2000 ShieldPPPs-PT-050A-LTLFireability-13 36130887 m, 142818 m/sec, 48132190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 250/395 335/2000 ShieldPPPs-PT-050A-LTLFireability-13 36851667 m, 144156 m/sec, 49091484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 255/395 341/2000 ShieldPPPs-PT-050A-LTLFireability-13 37571010 m, 143868 m/sec, 50048286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 260/395 347/2000 ShieldPPPs-PT-050A-LTLFireability-13 38289874 m, 143772 m/sec, 51004155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 265/395 353/2000 ShieldPPPs-PT-050A-LTLFireability-13 38998730 m, 141771 m/sec, 51950713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 270/395 359/2000 ShieldPPPs-PT-050A-LTLFireability-13 39708148 m, 141883 m/sec, 52897143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 275/395 365/2000 ShieldPPPs-PT-050A-LTLFireability-13 40419173 m, 142205 m/sec, 53842376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 280/395 371/2000 ShieldPPPs-PT-050A-LTLFireability-13 41127321 m, 141629 m/sec, 54783901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 285/395 377/2000 ShieldPPPs-PT-050A-LTLFireability-13 41837999 m, 142135 m/sec, 55733376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 290/395 383/2000 ShieldPPPs-PT-050A-LTLFireability-13 42549020 m, 142204 m/sec, 56681238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 295/395 389/2000 ShieldPPPs-PT-050A-LTLFireability-13 43260219 m, 142239 m/sec, 57626776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 300/395 395/2000 ShieldPPPs-PT-050A-LTLFireability-13 43971874 m, 142331 m/sec, 58572855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 305/395 401/2000 ShieldPPPs-PT-050A-LTLFireability-13 44694704 m, 144566 m/sec, 59537787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 310/395 407/2000 ShieldPPPs-PT-050A-LTLFireability-13 45424187 m, 145896 m/sec, 60511433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 315/395 413/2000 ShieldPPPs-PT-050A-LTLFireability-13 46155230 m, 146208 m/sec, 61483931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 320/395 419/2000 ShieldPPPs-PT-050A-LTLFireability-13 46891516 m, 147257 m/sec, 62464084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 325/395 425/2000 ShieldPPPs-PT-050A-LTLFireability-13 47628290 m, 147354 m/sec, 63443213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 330/395 431/2000 ShieldPPPs-PT-050A-LTLFireability-13 48361157 m, 146573 m/sec, 64421142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 335/395 438/2000 ShieldPPPs-PT-050A-LTLFireability-13 49091075 m, 145983 m/sec, 65397167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 340/395 444/2000 ShieldPPPs-PT-050A-LTLFireability-13 49822361 m, 146257 m/sec, 66369893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 345/395 450/2000 ShieldPPPs-PT-050A-LTLFireability-13 50553379 m, 146203 m/sec, 67342035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 350/395 456/2000 ShieldPPPs-PT-050A-LTLFireability-13 51278409 m, 145006 m/sec, 68303570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 355/395 461/2000 ShieldPPPs-PT-050A-LTLFireability-13 51979807 m, 140279 m/sec, 69244329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 360/395 467/2000 ShieldPPPs-PT-050A-LTLFireability-13 52685193 m, 141077 m/sec, 70182622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 365/395 473/2000 ShieldPPPs-PT-050A-LTLFireability-13 53385301 m, 140021 m/sec, 71113331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 370/395 478/2000 ShieldPPPs-PT-050A-LTLFireability-13 54087917 m, 140523 m/sec, 72047116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 375/395 484/2000 ShieldPPPs-PT-050A-LTLFireability-13 54788405 m, 140097 m/sec, 72986696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 380/395 490/2000 ShieldPPPs-PT-050A-LTLFireability-13 55497647 m, 141848 m/sec, 73929030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 385/395 495/2000 ShieldPPPs-PT-050A-LTLFireability-13 56194502 m, 139371 m/sec, 74855246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 390/395 501/2000 ShieldPPPs-PT-050A-LTLFireability-13 56883439 m, 137787 m/sec, 75775144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 395/395 506/2000 ShieldPPPs-PT-050A-LTLFireability-13 57576266 m, 138565 m/sec, 76697265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 48 (type EXCL) for ShieldPPPs-PT-050A-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 18 ShieldPPPs-PT-050A-LTLFireability-06
[[35mlola[0m][I] time limit : 394 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 ShieldPPPs-PT-050A-LTLFireability-13
[[35mlola[0m][I] time limit : 1973 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 48 (type EXCL) for ShieldPPPs-PT-050A-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 5/394 11/2000 ShieldPPPs-PT-050A-LTLFireability-06 783844 m, 156768 m/sec, 1216358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 10/394 22/2000 ShieldPPPs-PT-050A-LTLFireability-06 1607269 m, 164685 m/sec, 2492466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 15/394 32/2000 ShieldPPPs-PT-050A-LTLFireability-06 2362561 m, 151058 m/sec, 3747364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 20/394 42/2000 ShieldPPPs-PT-050A-LTLFireability-06 3134548 m, 154397 m/sec, 4972422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 25/394 53/2000 ShieldPPPs-PT-050A-LTLFireability-06 3929619 m, 159014 m/sec, 6191392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 30/394 62/2000 ShieldPPPs-PT-050A-LTLFireability-06 4669719 m, 148020 m/sec, 7363348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 35/394 66/2000 ShieldPPPs-PT-050A-LTLFireability-06 4994189 m, 64894 m/sec, 7917397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 45/394 67/2000 ShieldPPPs-PT-050A-LTLFireability-06 5050859 m, 11334 m/sec, 8017588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 51/394 67/2000 ShieldPPPs-PT-050A-LTLFireability-06 5065235 m, 2875 m/sec, 8043096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 57/394 67/2000 ShieldPPPs-PT-050A-LTLFireability-06 5076641 m, 2281 m/sec, 8063667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1684 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 71/394 68/2000 ShieldPPPs-PT-050A-LTLFireability-06 5095345 m, 3740 m/sec, 8097072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1699 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 80/394 68/2000 ShieldPPPs-PT-050A-LTLFireability-06 5095470 m, 25 m/sec, 8097293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1708 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 95/394 68/2000 ShieldPPPs-PT-050A-LTLFireability-06 5096406 m, 187 m/sec, 8098995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 100/394 68/2000 ShieldPPPs-PT-050A-LTLFireability-06 5096542 m, 27 m/sec, 8099219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 105/394 68/2000 ShieldPPPs-PT-050A-LTLFireability-06 5100555 m, 802 m/sec, 8106562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 111/394 68/2000 ShieldPPPs-PT-050A-LTLFireability-06 5101661 m, 221 m/sec, 8108663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1739 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 118/394 68/2000 ShieldPPPs-PT-050A-LTLFireability-06 5102947 m, 257 m/sec, 8111122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-050A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-14: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-050A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-050A-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 138/394 68/2000 ShieldPPPs-PT-050A-LTLFireability-06 5113514 m, 2113 m/sec, 8131036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 403 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldPPPs-PT-050A"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldPPPs-PT-050A, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683763500500"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldPPPs-PT-050A.tgz
mv ShieldPPPs-PT-050A execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;