About the Execution of LoLA for ShieldPPPs-PT-040A
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
0.000 | 1170502.00 | 0.00 | 0.00 | ??F???FFFFFTTFFF | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683763500484.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldPPPs-PT-040A, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683763500484
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 784K
-rw-r--r-- 1 mcc users 6.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 62K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K May 19 07:16 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 16:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:32 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 19:10 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 13 12:29 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 113K Apr 13 12:29 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Apr 13 12:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 56K Apr 13 12:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 355K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldPPPs-PT-040A-LTLFireability-00
FORMULA_NAME ShieldPPPs-PT-040A-LTLFireability-01
FORMULA_NAME ShieldPPPs-PT-040A-LTLFireability-02
FORMULA_NAME ShieldPPPs-PT-040A-LTLFireability-03
FORMULA_NAME ShieldPPPs-PT-040A-LTLFireability-04
FORMULA_NAME ShieldPPPs-PT-040A-LTLFireability-05
FORMULA_NAME ShieldPPPs-PT-040A-LTLFireability-06
FORMULA_NAME ShieldPPPs-PT-040A-LTLFireability-07
FORMULA_NAME ShieldPPPs-PT-040A-LTLFireability-08
FORMULA_NAME ShieldPPPs-PT-040A-LTLFireability-09
FORMULA_NAME ShieldPPPs-PT-040A-LTLFireability-10
FORMULA_NAME ShieldPPPs-PT-040A-LTLFireability-11
FORMULA_NAME ShieldPPPs-PT-040A-LTLFireability-12
FORMULA_NAME ShieldPPPs-PT-040A-LTLFireability-13
FORMULA_NAME ShieldPPPs-PT-040A-LTLFireability-14
FORMULA_NAME ShieldPPPs-PT-040A-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717136763631
FORMULA ShieldPPPs-PT-040A-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-040A-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-040A-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-040A-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-040A-LTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-040A-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-040A-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-040A-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-040A-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-040A-LTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-040A-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717137934133
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] LAUNCH task # 37 (type CNST) for 34 ShieldPPPs-PT-040A-LTLFireability-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 37 (type CNST) for ShieldPPPs-PT-040A-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[*** LOG ERROR #0001 ***] [2024-05-31 06:26:04] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 50 (type CNST) for 47 ShieldPPPs-PT-040A-LTLFireability-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 60 (type CNST) for 57 ShieldPPPs-PT-040A-LTLFireability-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 50 (type CNST) for ShieldPPPs-PT-040A-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 60 (type CNST) for ShieldPPPs-PT-040A-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 ShieldPPPs-PT-040A-LTLFireability-09
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for ShieldPPPs-PT-040A-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9727
[[35mlola[0m][I] fired transitions : 9727
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 ShieldPPPs-PT-040A-LTLFireability-12
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for ShieldPPPs-PT-040A-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 24 ShieldPPPs-PT-040A-LTLFireability-08
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 24 ShieldPPPs-PT-040A-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for ShieldPPPs-PT-040A-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 68 (type EQUN) for ShieldPPPs-PT-040A-LTLFireability-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 24 ShieldPPPs-PT-040A-LTLFireability-08
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 70 (type FNDP) for 21 ShieldPPPs-PT-040A-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 71 (type EQUN) for 21 ShieldPPPs-PT-040A-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for ShieldPPPs-PT-040A-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9727
[[35mlola[0m][I] fired transitions : 9727
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ShieldPPPs-PT-040A-LTLFireability-02
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type FNDP) for ShieldPPPs-PT-040A-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 71 (type EQUN) for ShieldPPPs-PT-040A-LTLFireability-07 (obsolete)
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for ShieldPPPs-PT-040A-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9717
[[35mlola[0m][I] fired transitions : 9717
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 ShieldPPPs-PT-040A-LTLFireability-14
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for ShieldPPPs-PT-040A-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12708
[[35mlola[0m][I] fired transitions : 12708
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 ShieldPPPs-PT-040A-LTLFireability-11
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for ShieldPPPs-PT-040A-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 ShieldPPPs-PT-040A-LTLFireability-06
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for ShieldPPPs-PT-040A-LTLFireability-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for ShieldPPPs-PT-040A-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9964
[[35mlola[0m][I] fired transitions : 9964
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ShieldPPPs-PT-040A-LTLFireability-03
[[35mlola[0m][I] time limit : 719 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 3/719 4/2000 ShieldPPPs-PT-040A-LTLFireability-03 366620 m, 73324 m/sec, 1241674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 8/719 9/2000 ShieldPPPs-PT-040A-LTLFireability-03 837187 m, 94113 m/sec, 3019267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 13/719 13/2000 ShieldPPPs-PT-040A-LTLFireability-03 1217951 m, 76152 m/sec, 4808704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 18/719 17/2000 ShieldPPPs-PT-040A-LTLFireability-03 1675570 m, 91523 m/sec, 6578361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 23/719 21/2000 ShieldPPPs-PT-040A-LTLFireability-03 2045296 m, 73945 m/sec, 8334090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 28/719 25/2000 ShieldPPPs-PT-040A-LTLFireability-03 2434039 m, 77748 m/sec, 10137638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 33/719 30/2000 ShieldPPPs-PT-040A-LTLFireability-03 2873484 m, 87889 m/sec, 11987593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 38/719 34/2000 ShieldPPPs-PT-040A-LTLFireability-03 3306283 m, 86559 m/sec, 13822052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 43/719 38/2000 ShieldPPPs-PT-040A-LTLFireability-03 3740356 m, 86814 m/sec, 15683299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 48/719 43/2000 ShieldPPPs-PT-040A-LTLFireability-03 4195678 m, 91064 m/sec, 17516067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 53/719 47/2000 ShieldPPPs-PT-040A-LTLFireability-03 4624872 m, 85838 m/sec, 19366570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 58/719 52/2000 ShieldPPPs-PT-040A-LTLFireability-03 5085692 m, 92164 m/sec, 21214457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 63/719 57/2000 ShieldPPPs-PT-040A-LTLFireability-03 5558970 m, 94655 m/sec, 23058049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 68/719 61/2000 ShieldPPPs-PT-040A-LTLFireability-03 5946857 m, 77577 m/sec, 24899888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 73/719 65/2000 ShieldPPPs-PT-040A-LTLFireability-03 6382113 m, 87051 m/sec, 26710207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 78/719 69/2000 ShieldPPPs-PT-040A-LTLFireability-03 6752971 m, 74171 m/sec, 28514264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 83/719 73/2000 ShieldPPPs-PT-040A-LTLFireability-03 7152136 m, 79833 m/sec, 30299700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 88/719 77/2000 ShieldPPPs-PT-040A-LTLFireability-03 7498923 m, 69357 m/sec, 32084902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 93/719 80/2000 ShieldPPPs-PT-040A-LTLFireability-03 7865248 m, 73265 m/sec, 33912958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 98/719 84/2000 ShieldPPPs-PT-040A-LTLFireability-03 8244144 m, 75779 m/sec, 35698443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 103/719 88/2000 ShieldPPPs-PT-040A-LTLFireability-03 8631196 m, 77410 m/sec, 37493222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 108/719 92/2000 ShieldPPPs-PT-040A-LTLFireability-03 9018654 m, 77491 m/sec, 39273501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 113/719 96/2000 ShieldPPPs-PT-040A-LTLFireability-03 9398759 m, 76021 m/sec, 41066966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 118/719 100/2000 ShieldPPPs-PT-040A-LTLFireability-03 9809232 m, 82094 m/sec, 42860712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 123/719 104/2000 ShieldPPPs-PT-040A-LTLFireability-03 10192413 m, 76636 m/sec, 44657368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 128/719 108/2000 ShieldPPPs-PT-040A-LTLFireability-03 10578932 m, 77303 m/sec, 46462509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 133/719 112/2000 ShieldPPPs-PT-040A-LTLFireability-03 10999247 m, 84063 m/sec, 48276769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 138/719 116/2000 ShieldPPPs-PT-040A-LTLFireability-03 11378993 m, 75949 m/sec, 50084479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 143/719 120/2000 ShieldPPPs-PT-040A-LTLFireability-03 11746847 m, 73570 m/sec, 51896043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 148/719 123/2000 ShieldPPPs-PT-040A-LTLFireability-03 12104844 m, 71599 m/sec, 53729980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 153/719 127/2000 ShieldPPPs-PT-040A-LTLFireability-03 12493003 m, 77631 m/sec, 55534903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 158/719 131/2000 ShieldPPPs-PT-040A-LTLFireability-03 12867286 m, 74856 m/sec, 57323875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 163/719 135/2000 ShieldPPPs-PT-040A-LTLFireability-03 13256175 m, 77777 m/sec, 59124670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 168/719 139/2000 ShieldPPPs-PT-040A-LTLFireability-03 13652515 m, 79268 m/sec, 60904686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 173/719 143/2000 ShieldPPPs-PT-040A-LTLFireability-03 14023147 m, 74126 m/sec, 62693292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 178/719 147/2000 ShieldPPPs-PT-040A-LTLFireability-03 14446559 m, 84682 m/sec, 64472753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 183/719 150/2000 ShieldPPPs-PT-040A-LTLFireability-03 14794531 m, 69594 m/sec, 66266765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 188/719 155/2000 ShieldPPPs-PT-040A-LTLFireability-03 15205714 m, 82236 m/sec, 67968202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 193/719 158/2000 ShieldPPPs-PT-040A-LTLFireability-03 15556089 m, 70075 m/sec, 69672728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 198/719 162/2000 ShieldPPPs-PT-040A-LTLFireability-03 15937005 m, 76183 m/sec, 71369458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 203/719 165/2000 ShieldPPPs-PT-040A-LTLFireability-03 16268166 m, 66232 m/sec, 73080878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 208/719 169/2000 ShieldPPPs-PT-040A-LTLFireability-03 16613596 m, 69086 m/sec, 74795681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 213/719 173/2000 ShieldPPPs-PT-040A-LTLFireability-03 16971018 m, 71484 m/sec, 76503953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 218/719 176/2000 ShieldPPPs-PT-040A-LTLFireability-03 17335374 m, 72871 m/sec, 78220871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 223/719 180/2000 ShieldPPPs-PT-040A-LTLFireability-03 17707398 m, 74404 m/sec, 79930763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 228/719 184/2000 ShieldPPPs-PT-040A-LTLFireability-03 18083584 m, 75237 m/sec, 81631642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 233/719 187/2000 ShieldPPPs-PT-040A-LTLFireability-03 18441412 m, 71565 m/sec, 83341489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 238/719 192/2000 ShieldPPPs-PT-040A-LTLFireability-03 18845661 m, 80849 m/sec, 85043303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 243/719 195/2000 ShieldPPPs-PT-040A-LTLFireability-03 19176348 m, 66137 m/sec, 86765765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 248/719 200/2000 ShieldPPPs-PT-040A-LTLFireability-03 19649740 m, 94678 m/sec, 88515333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 253/719 204/2000 ShieldPPPs-PT-040A-LTLFireability-03 20041473 m, 78346 m/sec, 90266139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 258/719 208/2000 ShieldPPPs-PT-040A-LTLFireability-03 20476786 m, 87062 m/sec, 92002929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 263/719 212/2000 ShieldPPPs-PT-040A-LTLFireability-03 20845627 m, 73768 m/sec, 93765500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 268/719 216/2000 ShieldPPPs-PT-040A-LTLFireability-03 21267911 m, 84456 m/sec, 95536382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 273/719 220/2000 ShieldPPPs-PT-040A-LTLFireability-03 21681407 m, 82699 m/sec, 97295635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 278/719 225/2000 ShieldPPPs-PT-040A-LTLFireability-03 22118971 m, 87512 m/sec, 99100072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 283/719 229/2000 ShieldPPPs-PT-040A-LTLFireability-03 22544668 m, 85139 m/sec, 100842986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 288/719 234/2000 ShieldPPPs-PT-040A-LTLFireability-03 22985891 m, 88244 m/sec, 102590037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 293/719 238/2000 ShieldPPPs-PT-040A-LTLFireability-03 23408131 m, 84448 m/sec, 104344441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 298/719 242/2000 ShieldPPPs-PT-040A-LTLFireability-03 23784837 m, 75341 m/sec, 106112334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 303/719 245/2000 ShieldPPPs-PT-040A-LTLFireability-03 24156740 m, 74380 m/sec, 107872460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 308/719 249/2000 ShieldPPPs-PT-040A-LTLFireability-03 24475788 m, 63809 m/sec, 109638139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 313/719 252/2000 ShieldPPPs-PT-040A-LTLFireability-03 24830984 m, 71039 m/sec, 111398013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 318/719 255/2000 ShieldPPPs-PT-040A-LTLFireability-03 25141012 m, 62005 m/sec, 113158871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 323/719 259/2000 ShieldPPPs-PT-040A-LTLFireability-03 25465041 m, 64805 m/sec, 114932506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 328/719 262/2000 ShieldPPPs-PT-040A-LTLFireability-03 25800263 m, 67044 m/sec, 116693564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 333/719 265/2000 ShieldPPPs-PT-040A-LTLFireability-03 26139572 m, 67861 m/sec, 118465214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 338/719 269/2000 ShieldPPPs-PT-040A-LTLFireability-03 26483320 m, 68749 m/sec, 120224146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 343/719 273/2000 ShieldPPPs-PT-040A-LTLFireability-03 26841517 m, 71639 m/sec, 121998389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 348/719 276/2000 ShieldPPPs-PT-040A-LTLFireability-03 27179749 m, 67646 m/sec, 123805835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 353/719 280/2000 ShieldPPPs-PT-040A-LTLFireability-03 27551408 m, 74331 m/sec, 125572950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 358/719 283/2000 ShieldPPPs-PT-040A-LTLFireability-03 27877264 m, 65171 m/sec, 127341751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 363/719 287/2000 ShieldPPPs-PT-040A-LTLFireability-03 28289869 m, 82521 m/sec, 129104543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 368/719 292/2000 ShieldPPPs-PT-040A-LTLFireability-03 28749710 m, 91968 m/sec, 130838040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 373/719 296/2000 ShieldPPPs-PT-040A-LTLFireability-03 29124374 m, 74932 m/sec, 132606726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 378/719 300/2000 ShieldPPPs-PT-040A-LTLFireability-03 29577454 m, 90616 m/sec, 134356295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 383/719 304/2000 ShieldPPPs-PT-040A-LTLFireability-03 29950602 m, 74629 m/sec, 136126836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 388/719 308/2000 ShieldPPPs-PT-040A-LTLFireability-03 30332440 m, 76367 m/sec, 137904196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 393/719 312/2000 ShieldPPPs-PT-040A-LTLFireability-03 30761963 m, 85904 m/sec, 139711119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 398/719 317/2000 ShieldPPPs-PT-040A-LTLFireability-03 31187545 m, 85116 m/sec, 141501142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 403/719 321/2000 ShieldPPPs-PT-040A-LTLFireability-03 31613068 m, 85104 m/sec, 143316213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 408/719 325/2000 ShieldPPPs-PT-040A-LTLFireability-03 32045854 m, 86557 m/sec, 145119005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 413/719 330/2000 ShieldPPPs-PT-040A-LTLFireability-03 32482841 m, 87397 m/sec, 146939252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 418/719 334/2000 ShieldPPPs-PT-040A-LTLFireability-03 32917243 m, 86880 m/sec, 148745980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 423/719 339/2000 ShieldPPPs-PT-040A-LTLFireability-03 33394742 m, 95499 m/sec, 150538649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 428/719 343/2000 ShieldPPPs-PT-040A-LTLFireability-03 33777182 m, 76488 m/sec, 152348689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 433/719 347/2000 ShieldPPPs-PT-040A-LTLFireability-03 34196359 m, 83835 m/sec, 154143796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 438/719 351/2000 ShieldPPPs-PT-040A-LTLFireability-03 34591058 m, 78939 m/sec, 155936133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 443/719 355/2000 ShieldPPPs-PT-040A-LTLFireability-03 34975072 m, 76802 m/sec, 157714186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 448/719 359/2000 ShieldPPPs-PT-040A-LTLFireability-03 35329727 m, 70931 m/sec, 159508047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 453/719 362/2000 ShieldPPPs-PT-040A-LTLFireability-03 35690583 m, 72171 m/sec, 161309562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 458/719 366/2000 ShieldPPPs-PT-040A-LTLFireability-03 36066769 m, 75237 m/sec, 163101629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 463/719 370/2000 ShieldPPPs-PT-040A-LTLFireability-03 36451863 m, 77018 m/sec, 164905913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 468/719 374/2000 ShieldPPPs-PT-040A-LTLFireability-03 36840744 m, 77776 m/sec, 166707656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 473/719 378/2000 ShieldPPPs-PT-040A-LTLFireability-03 37229917 m, 77834 m/sec, 168493943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 478/719 382/2000 ShieldPPPs-PT-040A-LTLFireability-03 37629039 m, 79824 m/sec, 170298319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 483/719 386/2000 ShieldPPPs-PT-040A-LTLFireability-03 38037407 m, 81673 m/sec, 172117373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 488/719 390/2000 ShieldPPPs-PT-040A-LTLFireability-03 38409151 m, 74348 m/sec, 173912032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 493/719 394/2000 ShieldPPPs-PT-040A-LTLFireability-03 38823162 m, 82802 m/sec, 175692684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 498/719 398/2000 ShieldPPPs-PT-040A-LTLFireability-03 39187296 m, 72826 m/sec, 177485395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 503/719 402/2000 ShieldPPPs-PT-040A-LTLFireability-03 39577932 m, 78127 m/sec, 179274224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 508/719 405/2000 ShieldPPPs-PT-040A-LTLFireability-03 39917802 m, 67974 m/sec, 181068070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 513/719 409/2000 ShieldPPPs-PT-040A-LTLFireability-03 40299782 m, 76396 m/sec, 182885565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 518/719 413/2000 ShieldPPPs-PT-040A-LTLFireability-03 40688620 m, 77767 m/sec, 184696336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 523/719 417/2000 ShieldPPPs-PT-040A-LTLFireability-03 41071477 m, 76571 m/sec, 186524611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 528/719 421/2000 ShieldPPPs-PT-040A-LTLFireability-03 41474121 m, 80528 m/sec, 188314831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 533/719 425/2000 ShieldPPPs-PT-040A-LTLFireability-03 41846188 m, 74413 m/sec, 190110501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 538/719 429/2000 ShieldPPPs-PT-040A-LTLFireability-03 42269678 m, 84698 m/sec, 191899384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 543/719 433/2000 ShieldPPPs-PT-040A-LTLFireability-03 42624755 m, 71015 m/sec, 193694708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 548/719 437/2000 ShieldPPPs-PT-040A-LTLFireability-03 43030589 m, 81166 m/sec, 195441184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 553/719 441/2000 ShieldPPPs-PT-040A-LTLFireability-03 43413341 m, 76550 m/sec, 197191784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 558/719 444/2000 ShieldPPPs-PT-040A-LTLFireability-03 43798826 m, 77097 m/sec, 198973523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 563/719 448/2000 ShieldPPPs-PT-040A-LTLFireability-03 44151944 m, 70623 m/sec, 200767578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 568/719 452/2000 ShieldPPPs-PT-040A-LTLFireability-03 44514441 m, 72499 m/sec, 202566329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 573/719 456/2000 ShieldPPPs-PT-040A-LTLFireability-03 44888036 m, 74719 m/sec, 204354913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 578/719 459/2000 ShieldPPPs-PT-040A-LTLFireability-03 45274384 m, 77269 m/sec, 206161826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 583/719 463/2000 ShieldPPPs-PT-040A-LTLFireability-03 45666331 m, 78389 m/sec, 207976673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 588/719 467/2000 ShieldPPPs-PT-040A-LTLFireability-03 46054428 m, 77619 m/sec, 209766101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 593/719 471/2000 ShieldPPPs-PT-040A-LTLFireability-03 46454018 m, 79918 m/sec, 211559011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 598/719 475/2000 ShieldPPPs-PT-040A-LTLFireability-03 46853599 m, 79916 m/sec, 213343698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 603/719 479/2000 ShieldPPPs-PT-040A-LTLFireability-03 47237802 m, 76840 m/sec, 215123578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 608/719 484/2000 ShieldPPPs-PT-040A-LTLFireability-03 47698215 m, 92082 m/sec, 216881059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 613/719 488/2000 ShieldPPPs-PT-040A-LTLFireability-03 48112218 m, 82800 m/sec, 218645546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 618/719 492/2000 ShieldPPPs-PT-040A-LTLFireability-03 48509489 m, 79454 m/sec, 220427212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 623/719 496/2000 ShieldPPPs-PT-040A-LTLFireability-03 48905688 m, 79239 m/sec, 222199827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 628/719 500/2000 ShieldPPPs-PT-040A-LTLFireability-03 49323062 m, 83474 m/sec, 223986988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 633/719 505/2000 ShieldPPPs-PT-040A-LTLFireability-03 49755410 m, 86469 m/sec, 225769865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 638/719 509/2000 ShieldPPPs-PT-040A-LTLFireability-03 50189308 m, 86779 m/sec, 227538319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 643/719 513/2000 ShieldPPPs-PT-040A-LTLFireability-03 50603366 m, 82811 m/sec, 229303200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 648/719 518/2000 ShieldPPPs-PT-040A-LTLFireability-03 51067050 m, 92736 m/sec, 231066329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 653/719 522/2000 ShieldPPPs-PT-040A-LTLFireability-03 51464126 m, 79415 m/sec, 232846354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 658/719 526/2000 ShieldPPPs-PT-040A-LTLFireability-03 51845015 m, 76177 m/sec, 234625313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 663/719 530/2000 ShieldPPPs-PT-040A-LTLFireability-03 52200725 m, 71142 m/sec, 236412084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 668/719 533/2000 ShieldPPPs-PT-040A-LTLFireability-03 52540389 m, 67932 m/sec, 238185352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 673/719 536/2000 ShieldPPPs-PT-040A-LTLFireability-03 52866353 m, 65192 m/sec, 239958681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 678/719 540/2000 ShieldPPPs-PT-040A-LTLFireability-03 53178527 m, 62434 m/sec, 241746011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 683/719 543/2000 ShieldPPPs-PT-040A-LTLFireability-03 53530981 m, 70490 m/sec, 243569089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 688/719 547/2000 ShieldPPPs-PT-040A-LTLFireability-03 53878888 m, 69581 m/sec, 245360556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 693/719 550/2000 ShieldPPPs-PT-040A-LTLFireability-03 54221587 m, 68539 m/sec, 247153691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 698/719 554/2000 ShieldPPPs-PT-040A-LTLFireability-03 54578065 m, 71295 m/sec, 248940929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 703/719 557/2000 ShieldPPPs-PT-040A-LTLFireability-03 54905602 m, 65507 m/sec, 250664058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 708/719 561/2000 ShieldPPPs-PT-040A-LTLFireability-03 55250937 m, 69067 m/sec, 252374426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 713/719 564/2000 ShieldPPPs-PT-040A-LTLFireability-03 55604249 m, 70662 m/sec, 254098353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 718/719 567/2000 ShieldPPPs-PT-040A-LTLFireability-03 55904323 m, 60014 m/sec, 255821518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 10 (type EXCL) for ShieldPPPs-PT-040A-LTLFireability-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ShieldPPPs-PT-040A-LTLFireability-00
[[35mlola[0m][I] time limit : 718 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ShieldPPPs-PT-040A-LTLFireability-03
[[35mlola[0m][I] time limit : 2875 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 10 (type EXCL) for ShieldPPPs-PT-040A-LTLFireability-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/718 5/2000 ShieldPPPs-PT-040A-LTLFireability-00 506639 m, 101327 m/sec, 1588330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/718 9/2000 ShieldPPPs-PT-040A-LTLFireability-00 941959 m, 87064 m/sec, 3166055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/718 12/2000 ShieldPPPs-PT-040A-LTLFireability-00 1408864 m, 93381 m/sec, 4799619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/718 16/2000 ShieldPPPs-PT-040A-LTLFireability-00 1844302 m, 87087 m/sec, 6445961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/718 20/2000 ShieldPPPs-PT-040A-LTLFireability-00 2262305 m, 83600 m/sec, 8102916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/718 23/2000 ShieldPPPs-PT-040A-LTLFireability-00 2680873 m, 83713 m/sec, 9753813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/718 27/2000 ShieldPPPs-PT-040A-LTLFireability-00 3077683 m, 79362 m/sec, 11410004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/718 30/2000 ShieldPPPs-PT-040A-LTLFireability-00 3483657 m, 81194 m/sec, 13069259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/718 33/2000 ShieldPPPs-PT-040A-LTLFireability-00 3895124 m, 82293 m/sec, 14712919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/718 37/2000 ShieldPPPs-PT-040A-LTLFireability-00 4309080 m, 82791 m/sec, 16352760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/718 40/2000 ShieldPPPs-PT-040A-LTLFireability-00 4706661 m, 79516 m/sec, 17993016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/718 44/2000 ShieldPPPs-PT-040A-LTLFireability-00 5108591 m, 80386 m/sec, 19642710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 615
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/718 47/2000 ShieldPPPs-PT-040A-LTLFireability-00 5511930 m, 80667 m/sec, 21285647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/718 50/2000 ShieldPPPs-PT-040A-LTLFireability-00 5922458 m, 82105 m/sec, 22913664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/718 54/2000 ShieldPPPs-PT-040A-LTLFireability-00 6328414 m, 81191 m/sec, 24551511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 80/718 57/2000 ShieldPPPs-PT-040A-LTLFireability-00 6727879 m, 79893 m/sec, 26202150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 628
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 85/718 61/2000 ShieldPPPs-PT-040A-LTLFireability-00 7129130 m, 80250 m/sec, 27852158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 632
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 90/718 64/2000 ShieldPPPs-PT-040A-LTLFireability-00 7546678 m, 83509 m/sec, 29491108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 635
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 95/718 68/2000 ShieldPPPs-PT-040A-LTLFireability-00 7951915 m, 81047 m/sec, 31136531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 639
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 100/718 71/2000 ShieldPPPs-PT-040A-LTLFireability-00 8364426 m, 82502 m/sec, 32795456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 642
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 105/718 74/2000 ShieldPPPs-PT-040A-LTLFireability-00 8757257 m, 78566 m/sec, 34443615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 645
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 110/718 78/2000 ShieldPPPs-PT-040A-LTLFireability-00 9175468 m, 83642 m/sec, 36079619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 649
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 115/718 81/2000 ShieldPPPs-PT-040A-LTLFireability-00 9570042 m, 78914 m/sec, 37723069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 652
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 120/718 84/2000 ShieldPPPs-PT-040A-LTLFireability-00 9953595 m, 76710 m/sec, 39381001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 655
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 125/718 87/2000 ShieldPPPs-PT-040A-LTLFireability-00 10300682 m, 69417 m/sec, 41025913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 658
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 130/718 90/2000 ShieldPPPs-PT-040A-LTLFireability-00 10673373 m, 74538 m/sec, 42671521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 661
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 135/718 93/2000 ShieldPPPs-PT-040A-LTLFireability-00 11036482 m, 72621 m/sec, 44324515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 664
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 140/718 96/2000 ShieldPPPs-PT-040A-LTLFireability-00 11393858 m, 71475 m/sec, 45982947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 667
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 145/718 100/2000 ShieldPPPs-PT-040A-LTLFireability-00 11760087 m, 73245 m/sec, 47629361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 150/718 103/2000 ShieldPPPs-PT-040A-LTLFireability-00 12130187 m, 74020 m/sec, 49273627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 674
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 155/718 106/2000 ShieldPPPs-PT-040A-LTLFireability-00 12484487 m, 70860 m/sec, 50915253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 160/718 109/2000 ShieldPPPs-PT-040A-LTLFireability-00 12829030 m, 68908 m/sec, 52553891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 680
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 165/718 112/2000 ShieldPPPs-PT-040A-LTLFireability-00 13203124 m, 74818 m/sec, 54185666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 683
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 170/718 115/2000 ShieldPPPs-PT-040A-LTLFireability-00 13561074 m, 71590 m/sec, 55818857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 686
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 175/718 118/2000 ShieldPPPs-PT-040A-LTLFireability-00 13922519 m, 72289 m/sec, 57445904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 689
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 180/718 121/2000 ShieldPPPs-PT-040A-LTLFireability-00 14275853 m, 70666 m/sec, 59090184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 692
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 185/718 124/2000 ShieldPPPs-PT-040A-LTLFireability-00 14683565 m, 81542 m/sec, 60745157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 695
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 190/718 127/2000 ShieldPPPs-PT-040A-LTLFireability-00 15074110 m, 78109 m/sec, 62383136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 698
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 195/718 131/2000 ShieldPPPs-PT-040A-LTLFireability-00 15487469 m, 82671 m/sec, 64008916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 702
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 200/718 134/2000 ShieldPPPs-PT-040A-LTLFireability-00 15878954 m, 78297 m/sec, 65648006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 705
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 205/718 137/2000 ShieldPPPs-PT-040A-LTLFireability-00 16255640 m, 75337 m/sec, 67270542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 708
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 210/718 140/2000 ShieldPPPs-PT-040A-LTLFireability-00 16597061 m, 68284 m/sec, 68890786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 711
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 215/718 143/2000 ShieldPPPs-PT-040A-LTLFireability-00 16961589 m, 72905 m/sec, 70504144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 714
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 220/718 146/2000 ShieldPPPs-PT-040A-LTLFireability-00 17318603 m, 71402 m/sec, 72126957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 717
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 225/718 149/2000 ShieldPPPs-PT-040A-LTLFireability-00 17669435 m, 70166 m/sec, 73756058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 720
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 230/718 152/2000 ShieldPPPs-PT-040A-LTLFireability-00 18029119 m, 71936 m/sec, 75375472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 723
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 235/718 155/2000 ShieldPPPs-PT-040A-LTLFireability-00 18387061 m, 71588 m/sec, 76985977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 726
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 240/718 158/2000 ShieldPPPs-PT-040A-LTLFireability-00 18731083 m, 68804 m/sec, 78539935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 729
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 245/718 161/2000 ShieldPPPs-PT-040A-LTLFireability-00 19054072 m, 64597 m/sec, 80081853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 732
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 250/718 164/2000 ShieldPPPs-PT-040A-LTLFireability-00 19419935 m, 73172 m/sec, 81667862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 735
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 255/718 167/2000 ShieldPPPs-PT-040A-LTLFireability-00 19752799 m, 66572 m/sec, 83249843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 738
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 260/718 170/2000 ShieldPPPs-PT-040A-LTLFireability-00 20107428 m, 70925 m/sec, 84822159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 741
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 265/718 173/2000 ShieldPPPs-PT-040A-LTLFireability-00 20456259 m, 69766 m/sec, 86407684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 744
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 270/718 176/2000 ShieldPPPs-PT-040A-LTLFireability-00 20840835 m, 76915 m/sec, 88012736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 747
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 275/718 180/2000 ShieldPPPs-PT-040A-LTLFireability-00 21295510 m, 90935 m/sec, 89649457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 751
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 280/718 184/2000 ShieldPPPs-PT-040A-LTLFireability-00 21768187 m, 94535 m/sec, 91261819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 755
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 285/718 187/2000 ShieldPPPs-PT-040A-LTLFireability-00 22205001 m, 87362 m/sec, 92883790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 758
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 290/718 191/2000 ShieldPPPs-PT-040A-LTLFireability-00 22622994 m, 83598 m/sec, 94499471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 762
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 295/718 194/2000 ShieldPPPs-PT-040A-LTLFireability-00 23021078 m, 79616 m/sec, 96114586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 765
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 300/718 198/2000 ShieldPPPs-PT-040A-LTLFireability-00 23422009 m, 80186 m/sec, 97715210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 769
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 305/718 201/2000 ShieldPPPs-PT-040A-LTLFireability-00 23800701 m, 75738 m/sec, 99348881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 772
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 310/718 204/2000 ShieldPPPs-PT-040A-LTLFireability-00 24220446 m, 83949 m/sec, 100973907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 775
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 315/718 208/2000 ShieldPPPs-PT-040A-LTLFireability-00 24621231 m, 80157 m/sec, 102588504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 779
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 320/718 211/2000 ShieldPPPs-PT-040A-LTLFireability-00 25023219 m, 80397 m/sec, 104203215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 782
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 325/718 214/2000 ShieldPPPs-PT-040A-LTLFireability-00 25396051 m, 74566 m/sec, 105826364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 785
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 330/718 218/2000 ShieldPPPs-PT-040A-LTLFireability-00 25824109 m, 85611 m/sec, 107464751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 789
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 335/718 221/2000 ShieldPPPs-PT-040A-LTLFireability-00 26227314 m, 80641 m/sec, 109093259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 792
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 340/718 225/2000 ShieldPPPs-PT-040A-LTLFireability-00 26629600 m, 80457 m/sec, 110717750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 796
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 345/718 228/2000 ShieldPPPs-PT-040A-LTLFireability-00 27009137 m, 75907 m/sec, 112353246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 799
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 350/718 231/2000 ShieldPPPs-PT-040A-LTLFireability-00 27382860 m, 74744 m/sec, 113984781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 802
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 355/718 234/2000 ShieldPPPs-PT-040A-LTLFireability-00 27741303 m, 71688 m/sec, 115619629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 805
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 360/718 237/2000 ShieldPPPs-PT-040A-LTLFireability-00 28105473 m, 72834 m/sec, 117256550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 808
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 365/718 240/2000 ShieldPPPs-PT-040A-LTLFireability-00 28454270 m, 69759 m/sec, 118883904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 811
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 370/718 243/2000 ShieldPPPs-PT-040A-LTLFireability-00 28785938 m, 66333 m/sec, 120516340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 814
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 375/718 246/2000 ShieldPPPs-PT-040A-LTLFireability-00 29110368 m, 64886 m/sec, 122141548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 817
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 380/718 248/2000 ShieldPPPs-PT-040A-LTLFireability-00 29438514 m, 65629 m/sec, 123766314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 819
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 385/718 251/2000 ShieldPPPs-PT-040A-LTLFireability-00 29758724 m, 64042 m/sec, 125391642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 822
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 390/718 254/2000 ShieldPPPs-PT-040A-LTLFireability-00 30067680 m, 61791 m/sec, 127017107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 825
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 395/718 256/2000 ShieldPPPs-PT-040A-LTLFireability-00 30403523 m, 67168 m/sec, 128657150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 827
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 400/718 259/2000 ShieldPPPs-PT-040A-LTLFireability-00 30719193 m, 63134 m/sec, 130295301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 830
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 405/718 262/2000 ShieldPPPs-PT-040A-LTLFireability-00 31055356 m, 67232 m/sec, 131920799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 833
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 410/718 265/2000 ShieldPPPs-PT-040A-LTLFireability-00 31371525 m, 63233 m/sec, 133547441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 836
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 415/718 267/2000 ShieldPPPs-PT-040A-LTLFireability-00 31677751 m, 61245 m/sec, 135177849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 838
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 420/718 270/2000 ShieldPPPs-PT-040A-LTLFireability-00 32018617 m, 68173 m/sec, 136797629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 841
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 426/718 271/2000 ShieldPPPs-PT-040A-LTLFireability-00 32138486 m, 23973 m/sec, 137422968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 842
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 432/718 271/2000 ShieldPPPs-PT-040A-LTLFireability-00 32190082 m, 10319 m/sec, 137698406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 842
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 438/718 272/2000 ShieldPPPs-PT-040A-LTLFireability-00 32200292 m, 2042 m/sec, 137755656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 843
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-10: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 444/718 272/2000 ShieldPPPs-PT-040A-LTLFireability-00 32204707 m, 883 m/sec, 137774803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 843
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldPPPs-PT-040A"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldPPPs-PT-040A, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683763500484"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldPPPs-PT-040A.tgz
mv ShieldPPPs-PT-040A execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;