MCC'2024- Execution of r357-tall-171683763500482

About the Execution of LoLA for ShieldPPPs-PT-040A

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
14365.151	3600000.00	14262999.00	202.20	??TF??FF?TT?TT?F	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r357-tall-171683763500482.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldPPPs-PT-040A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683763500482
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 784K
-rw-r--r-- 1 mcc users 6.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 62K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K May 19 07:16 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 16:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:32 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 19:10 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 13 12:29 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 113K Apr 13 12:29 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Apr 13 12:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 56K Apr 13 12:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 355K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-2024-00
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-2024-01
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-2024-02
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-2024-03
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-2024-04
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-2024-05
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-2024-06
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-2024-07
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-2024-08
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-2024-09
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-2024-10
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-2024-11
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-2023-12
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-2023-13
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-2023-14
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1717136131113

FORMULA ShieldPPPs-PT-040A-CTLFireability-2023-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-040A-CTLFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-040A-CTLFireability-2023-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-040A-CTLFireability-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-040A-CTLFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-040A-CTLFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-040A-CTLFireability-2023-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-040A-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-040A-CTLFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 69 (type EXCL) for 61 ShieldPPPs-PT-040A-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 169 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 61 ShieldPPPs-PT-040A-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 40 ShieldPPPs-PT-040A-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 40 ShieldPPPs-PT-040A-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for ShieldPPPs-PT-040A-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for ShieldPPPs-PT-040A-CTLFireability-2023-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 84 (type FNDP) for 34 ShieldPPPs-PT-040A-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 85 (type EQUN) for 34 ShieldPPPs-PT-040A-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 84 (type FNDP) for ShieldPPPs-PT-040A-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 85 (type EQUN) for ShieldPPPs-PT-040A-CTLFireability-2024-10 (obsolete)
[[35mlola[0m][I] LAUNCH task # 91 (type EQUN) for 3 ShieldPPPs-PT-040A-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 93 (type EQUN) for 3 ShieldPPPs-PT-040A-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 43507
[[35mlola[0m][I] fired transitions : 49547
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 72 (type EQUN) for ShieldPPPs-PT-040A-CTLFireability-2023-15 (obsolete)
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 ShieldPPPs-PT-040A-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 237 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 61 ShieldPPPs-PT-040A-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9722
[[35mlola[0m][I] fired transitions : 9722
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 ShieldPPPs-PT-040A-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 253 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 93 (type EQUN) for ShieldPPPs-PT-040A-CTLFireability-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 3/253 2/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 262675 m, 52535 m/sec, 318024 t fired, .
[[35mlola[0m][.] 80 EF STEQ 3/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 3/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 8/253 3/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 454912 m, 38447 m/sec, 1212703 t fired, .
[[35mlola[0m][.] 80 EF STEQ 8/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 8/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 13/253 4/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 594050 m, 27827 m/sec, 2153308 t fired, .
[[35mlola[0m][.] 80 EF STEQ 13/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 13/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 18/253 5/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 741990 m, 29588 m/sec, 3199525 t fired, .
[[35mlola[0m][.] 80 EF STEQ 18/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 18/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 23/253 6/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 893008 m, 30203 m/sec, 4346062 t fired, .
[[35mlola[0m][.] 80 EF STEQ 23/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 23/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 28/253 7/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 1042087 m, 29815 m/sec, 5531264 t fired, .
[[35mlola[0m][.] 80 EF STEQ 28/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 28/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 33/253 8/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 1197543 m, 31091 m/sec, 6739609 t fired, .
[[35mlola[0m][.] 80 EF STEQ 33/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 33/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 38/253 9/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 1375960 m, 35683 m/sec, 7964355 t fired, .
[[35mlola[0m][.] 80 EF STEQ 38/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 38/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 43/253 11/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 1544423 m, 33692 m/sec, 9223475 t fired, .
[[35mlola[0m][.] 80 EF STEQ 43/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 43/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 48/253 12/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 1684682 m, 28051 m/sec, 10344374 t fired, .
[[35mlola[0m][.] 80 EF STEQ 48/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 48/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 53/253 13/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 1837098 m, 30483 m/sec, 11517943 t fired, .
[[35mlola[0m][.] 80 EF STEQ 53/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 53/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 58/253 14/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 1997852 m, 32150 m/sec, 12668175 t fired, .
[[35mlola[0m][.] 80 EF STEQ 58/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 58/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 63/253 15/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 2141151 m, 28659 m/sec, 13760735 t fired, .
[[35mlola[0m][.] 80 EF STEQ 63/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 63/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 68/253 16/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 2290696 m, 29909 m/sec, 14963951 t fired, .
[[35mlola[0m][.] 80 EF STEQ 68/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 68/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 73/253 17/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 2440104 m, 29881 m/sec, 16115341 t fired, .
[[35mlola[0m][.] 80 EF STEQ 73/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 73/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 78/253 17/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 2586937 m, 29366 m/sec, 17194762 t fired, .
[[35mlola[0m][.] 80 EF STEQ 78/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 78/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 83/253 18/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 2718729 m, 26358 m/sec, 18267121 t fired, .
[[35mlola[0m][.] 80 EF STEQ 83/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 83/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 88/253 19/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 2853775 m, 27009 m/sec, 19314467 t fired, .
[[35mlola[0m][.] 80 EF STEQ 88/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 88/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 93/253 20/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 2992016 m, 27648 m/sec, 20366225 t fired, .
[[35mlola[0m][.] 80 EF STEQ 93/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 93/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 98/253 21/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 3101411 m, 21879 m/sec, 21256187 t fired, .
[[35mlola[0m][.] 80 EF STEQ 98/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 98/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 103/253 22/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 3205695 m, 20856 m/sec, 22059450 t fired, .
[[35mlola[0m][.] 80 EF STEQ 103/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 103/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 108/253 22/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 3322465 m, 23354 m/sec, 22983676 t fired, .
[[35mlola[0m][.] 80 EF STEQ 108/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 108/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 113/253 23/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 3427607 m, 21028 m/sec, 23861928 t fired, .
[[35mlola[0m][.] 80 EF STEQ 113/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 113/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 118/253 24/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 3569797 m, 28438 m/sec, 25047785 t fired, .
[[35mlola[0m][.] 80 EF STEQ 118/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 118/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 123/253 25/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 3711306 m, 28301 m/sec, 26234178 t fired, .
[[35mlola[0m][.] 80 EF STEQ 123/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 123/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 128/253 26/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 3864645 m, 30667 m/sec, 27464743 t fired, .
[[35mlola[0m][.] 80 EF STEQ 128/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 128/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 133/253 27/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 4000889 m, 27248 m/sec, 28628046 t fired, .
[[35mlola[0m][.] 80 EF STEQ 133/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 133/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 138/253 28/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 4142426 m, 28307 m/sec, 29865033 t fired, .
[[35mlola[0m][.] 80 EF STEQ 138/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 138/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 143/253 29/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 4275026 m, 26520 m/sec, 31008021 t fired, .
[[35mlola[0m][.] 80 EF STEQ 143/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 143/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 148/253 29/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 4413738 m, 27742 m/sec, 32208546 t fired, .
[[35mlola[0m][.] 80 EF STEQ 148/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 148/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 153/253 30/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 4548088 m, 26870 m/sec, 33344772 t fired, .
[[35mlola[0m][.] 80 EF STEQ 153/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 153/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 158/253 31/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 4697768 m, 29936 m/sec, 34644186 t fired, .
[[35mlola[0m][.] 80 EF STEQ 158/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 158/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 163/253 32/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 4818192 m, 24084 m/sec, 35729555 t fired, .
[[35mlola[0m][.] 80 EF STEQ 163/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 163/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 168/253 33/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 4947060 m, 25773 m/sec, 36876936 t fired, .
[[35mlola[0m][.] 80 EF STEQ 168/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 168/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 173/253 34/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 5053259 m, 21239 m/sec, 37809573 t fired, .
[[35mlola[0m][.] 80 EF STEQ 173/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 173/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 178/253 34/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 5160690 m, 21486 m/sec, 38790084 t fired, .
[[35mlola[0m][.] 80 EF STEQ 178/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 178/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 183/253 35/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 5280894 m, 24040 m/sec, 39881255 t fired, .
[[35mlola[0m][.] 80 EF STEQ 183/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 183/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 188/253 36/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 5397795 m, 23380 m/sec, 40979867 t fired, .
[[35mlola[0m][.] 80 EF STEQ 188/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 188/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 193/253 37/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 5510993 m, 22639 m/sec, 42098614 t fired, .
[[35mlola[0m][.] 80 EF STEQ 193/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 193/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 198/253 38/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 5678950 m, 33591 m/sec, 43358744 t fired, .
[[35mlola[0m][.] 80 EF STEQ 198/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 198/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 203/253 39/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 5826558 m, 29521 m/sec, 44508288 t fired, .
[[35mlola[0m][.] 80 EF STEQ 203/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 203/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 208/253 40/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 5980444 m, 30777 m/sec, 45775158 t fired, .
[[35mlola[0m][.] 80 EF STEQ 208/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 208/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 213/253 41/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 6109407 m, 25792 m/sec, 46889154 t fired, .
[[35mlola[0m][.] 80 EF STEQ 213/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 213/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 218/253 41/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 6230976 m, 24313 m/sec, 47996928 t fired, .
[[35mlola[0m][.] 80 EF STEQ 218/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 218/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 223/253 43/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 6401254 m, 34055 m/sec, 49156724 t fired, .
[[35mlola[0m][.] 80 EF STEQ 223/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 223/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 228/253 44/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 6551987 m, 30146 m/sec, 50269248 t fired, .
[[35mlola[0m][.] 80 EF STEQ 228/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 228/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 233/253 45/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 6698530 m, 29308 m/sec, 51427004 t fired, .
[[35mlola[0m][.] 80 EF STEQ 233/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 233/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 238/253 45/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 6827184 m, 25730 m/sec, 52446733 t fired, .
[[35mlola[0m][.] 80 EF STEQ 238/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 238/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 243/253 46/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 6985264 m, 31616 m/sec, 53559394 t fired, .
[[35mlola[0m][.] 80 EF STEQ 243/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 243/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 248/253 47/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 7141556 m, 31258 m/sec, 54779650 t fired, .
[[35mlola[0m][.] 80 EF STEQ 248/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 248/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 253/253 48/2000 ShieldPPPs-PT-040A-CTLFireability-2024-11 7286020 m, 28892 m/sec, 55927973 t fired, .
[[35mlola[0m][.] 80 EF STEQ 253/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 253/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 38 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 EF STEQ 258/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 258/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 ShieldPPPs-PT-040A-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 253 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 ShieldPPPs-PT-040A-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 3297 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 5/3297 3/5 ShieldPPPs-PT-040A-CTLFireability-2024-11 393586 m, -1378486 m/sec, 796740 t fired, .
[[35mlola[0m][.] 59 CTL EXCL 5/253 2/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 270508 m, 54101 m/sec, 884477 t fired, .
[[35mlola[0m][.] 80 EF STEQ 263/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 263/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 10/3297 4/5 ShieldPPPs-PT-040A-CTLFireability-2024-11 540000 m, 29282 m/sec, 1785018 t fired, .
[[35mlola[0m][.] 59 CTL EXCL 10/235 3/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 411101 m, 28118 m/sec, 1656474 t fired, .
[[35mlola[0m][.] 80 EF STEQ 268/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 268/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 15/3297 5/5 ShieldPPPs-PT-040A-CTLFireability-2024-11 665902 m, 25180 m/sec, 2655473 t fired, .
[[35mlola[0m][.] 59 CTL EXCL 15/235 4/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 546635 m, 27106 m/sec, 2430206 t fired, .
[[35mlola[0m][.] 80 EF STEQ 273/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 273/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 38 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 20/235 4/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 686396 m, 27952 m/sec, 3288684 t fired, .
[[35mlola[0m][.] 80 EF STEQ 278/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 278/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 25/253 5/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 824254 m, 27571 m/sec, 4169225 t fired, .
[[35mlola[0m][.] 80 EF STEQ 283/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 283/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 30/253 6/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 962897 m, 27728 m/sec, 5010384 t fired, .
[[35mlola[0m][.] 80 EF STEQ 288/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 288/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 35/253 6/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 1093462 m, 26113 m/sec, 5898891 t fired, .
[[35mlola[0m][.] 80 EF STEQ 293/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 293/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 40/253 7/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 1227723 m, 26852 m/sec, 6768538 t fired, .
[[35mlola[0m][.] 80 EF STEQ 298/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 298/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 45/253 7/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 1362888 m, 27033 m/sec, 7701640 t fired, .
[[35mlola[0m][.] 80 EF STEQ 303/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 303/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 50/253 8/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 1487607 m, 24943 m/sec, 8619972 t fired, .
[[35mlola[0m][.] 80 EF STEQ 308/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 308/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 55/253 8/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 1598038 m, 22086 m/sec, 9477124 t fired, .
[[35mlola[0m][.] 80 EF STEQ 313/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 313/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 60/253 9/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 1703916 m, 21175 m/sec, 10316148 t fired, .
[[35mlola[0m][.] 80 EF STEQ 318/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 318/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 65/253 9/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 1861670 m, 31550 m/sec, 11242193 t fired, .
[[35mlola[0m][.] 80 EF STEQ 323/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 323/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 70/253 10/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 1979985 m, 23663 m/sec, 12072889 t fired, .
[[35mlola[0m][.] 80 EF STEQ 328/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 328/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 75/253 11/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 2119790 m, 27961 m/sec, 12932503 t fired, .
[[35mlola[0m][.] 80 EF STEQ 333/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 333/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 80/253 11/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 2258799 m, 27801 m/sec, 13891935 t fired, .
[[35mlola[0m][.] 80 EF STEQ 338/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 338/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 85/253 12/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 2381564 m, 24553 m/sec, 14774394 t fired, .
[[35mlola[0m][.] 80 EF STEQ 343/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 343/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 90/253 12/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 2502167 m, 24120 m/sec, 15700212 t fired, .
[[35mlola[0m][.] 80 EF STEQ 348/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 348/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 95/253 13/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 2610030 m, 21572 m/sec, 16619893 t fired, .
[[35mlola[0m][.] 80 EF STEQ 353/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 353/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 100/253 13/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 2764454 m, 30884 m/sec, 17597965 t fired, .
[[35mlola[0m][.] 80 EF STEQ 358/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 358/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 105/253 14/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 2896009 m, 26311 m/sec, 18501126 t fired, .
[[35mlola[0m][.] 80 EF STEQ 363/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 363/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 110/253 14/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 3024766 m, 25751 m/sec, 19452932 t fired, .
[[35mlola[0m][.] 80 EF STEQ 368/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 368/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 115/253 15/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 3146309 m, 24308 m/sec, 20392881 t fired, .
[[35mlola[0m][.] 80 EF STEQ 373/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 373/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 120/253 15/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 3264671 m, 23672 m/sec, 21332819 t fired, .
[[35mlola[0m][.] 80 EF STEQ 378/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 378/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 125/253 16/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 3400204 m, 27106 m/sec, 22288725 t fired, .
[[35mlola[0m][.] 80 EF STEQ 383/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 383/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 130/253 17/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 3520300 m, 24019 m/sec, 23206490 t fired, .
[[35mlola[0m][.] 80 EF STEQ 388/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 388/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 135/253 17/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 3627671 m, 21474 m/sec, 24147799 t fired, .
[[35mlola[0m][.] 80 EF STEQ 393/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 393/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 140/253 18/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 3759714 m, 26408 m/sec, 25097950 t fired, .
[[35mlola[0m][.] 80 EF STEQ 398/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 398/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 145/253 18/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 3870608 m, 22178 m/sec, 26009271 t fired, .
[[35mlola[0m][.] 80 EF STEQ 403/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 403/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 150/253 19/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 3979660 m, 21810 m/sec, 26895983 t fired, .
[[35mlola[0m][.] 80 EF STEQ 408/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 408/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 155/253 19/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 4075611 m, 19190 m/sec, 27735810 t fired, .
[[35mlola[0m][.] 80 EF STEQ 413/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 413/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 160/253 19/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 4184712 m, 21820 m/sec, 28648242 t fired, .
[[35mlola[0m][.] 80 EF STEQ 418/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 418/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 165/253 20/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 4288903 m, 20838 m/sec, 29597553 t fired, .
[[35mlola[0m][.] 80 EF STEQ 423/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 423/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 170/253 20/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 4388577 m, 19934 m/sec, 30529220 t fired, .
[[35mlola[0m][.] 80 EF STEQ 428/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 428/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 175/253 21/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 4496242 m, 21533 m/sec, 31442282 t fired, .
[[35mlola[0m][.] 80 EF STEQ 433/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 433/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 180/253 21/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 4648409 m, 30433 m/sec, 32344253 t fired, .
[[35mlola[0m][.] 80 EF STEQ 438/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 438/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 185/253 22/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 4775484 m, 25415 m/sec, 33224804 t fired, .
[[35mlola[0m][.] 80 EF STEQ 443/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 443/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 190/253 23/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 4921965 m, 29296 m/sec, 34154251 t fired, .
[[35mlola[0m][.] 80 EF STEQ 448/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 448/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 195/253 23/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 5064847 m, 28576 m/sec, 35141950 t fired, .
[[35mlola[0m][.] 80 EF STEQ 453/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 453/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 200/253 24/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 5188532 m, 24737 m/sec, 36061489 t fired, .
[[35mlola[0m][.] 80 EF STEQ 458/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 458/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 205/253 24/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 5304420 m, 23177 m/sec, 36955828 t fired, .
[[35mlola[0m][.] 80 EF STEQ 463/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 463/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 210/253 25/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 5436531 m, 26422 m/sec, 37952436 t fired, .
[[35mlola[0m][.] 80 EF STEQ 468/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 468/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 215/253 25/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 5576023 m, 27898 m/sec, 38913774 t fired, .
[[35mlola[0m][.] 80 EF STEQ 473/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 473/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 220/253 26/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 5722365 m, 29268 m/sec, 39926753 t fired, .
[[35mlola[0m][.] 80 EF STEQ 478/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 478/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 225/253 27/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 5850643 m, 25655 m/sec, 40857376 t fired, .
[[35mlola[0m][.] 80 EF STEQ 483/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 483/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 230/253 27/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 5968198 m, 23511 m/sec, 41836305 t fired, .
[[35mlola[0m][.] 80 EF STEQ 488/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 488/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 235/253 28/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 6102102 m, 26780 m/sec, 42793161 t fired, .
[[35mlola[0m][.] 80 EF STEQ 493/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 493/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 240/253 28/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 6232319 m, 26043 m/sec, 43752235 t fired, .
[[35mlola[0m][.] 80 EF STEQ 498/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 498/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 245/253 29/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 6352269 m, 23990 m/sec, 44703985 t fired, .
[[35mlola[0m][.] 80 EF STEQ 503/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 503/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 CTL EXCL 250/253 29/2000 ShieldPPPs-PT-040A-CTLFireability-2023-14 6477615 m, 25069 m/sec, 45696399 t fired, .
[[35mlola[0m][.] 80 EF STEQ 508/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 508/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 59 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-2023-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 EF STEQ 513/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 513/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 ShieldPPPs-PT-040A-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 253 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 ShieldPPPs-PT-040A-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 3042 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 5/253 3/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 282196 m, 56439 m/sec, 775412 t fired, .
[[35mlola[0m][.] 59 CTL EXCL 5/3042 2/5 ShieldPPPs-PT-040A-CTLFireability-2023-14 269104 m, -1241702 m/sec, 827202 t fired, .
[[35mlola[0m][.] 80 EF STEQ 518/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 518/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 10/253 5/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 581507 m, 59862 m/sec, 1600563 t fired, .
[[35mlola[0m][.] 59 CTL EXCL 10/234 3/5 ShieldPPPs-PT-040A-CTLFireability-2023-14 400014 m, 26182 m/sec, 1592605 t fired, .
[[35mlola[0m][.] 80 EF STEQ 523/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 523/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 15/253 7/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 870854 m, 57869 m/sec, 2396723 t fired, .
[[35mlola[0m][.] 59 CTL EXCL 15/234 4/5 ShieldPPPs-PT-040A-CTLFireability-2023-14 541411 m, 28279 m/sec, 2396143 t fired, .
[[35mlola[0m][.] 80 EF STEQ 528/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 528/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 20/253 8/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 1115064 m, 48842 m/sec, 3103414 t fired, .
[[35mlola[0m][.] 59 CTL EXCL 20/234 4/5 ShieldPPPs-PT-040A-CTLFireability-2023-14 669968 m, 25711 m/sec, 3187789 t fired, .
[[35mlola[0m][.] 80 EF STEQ 533/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 533/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 25/253 10/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 1334850 m, 43957 m/sec, 3862432 t fired, .
[[35mlola[0m][.] 59 CTL EXCL 25/234 5/5 ShieldPPPs-PT-040A-CTLFireability-2023-14 783093 m, 22625 m/sec, 3947512 t fired, .
[[35mlola[0m][.] 80 EF STEQ 538/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 538/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 30/253 11/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 1540183 m, 41066 m/sec, 4572581 t fired, .
[[35mlola[0m][.] 59 CTL EXCL 30/234 5/5 ShieldPPPs-PT-040A-CTLFireability-2023-14 904326 m, 24246 m/sec, 4642558 t fired, .
[[35mlola[0m][.] 80 EF STEQ 543/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 543/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 59 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-2023-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 35/253 13/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 1807645 m, 53492 m/sec, 5371028 t fired, .
[[35mlola[0m][.] 80 EF STEQ 548/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 548/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 40/253 15/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 2152961 m, 69063 m/sec, 6326872 t fired, .
[[35mlola[0m][.] 80 EF STEQ 553/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 553/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 45/253 17/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 2441396 m, 57687 m/sec, 7146462 t fired, .
[[35mlola[0m][.] 80 EF STEQ 558/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 558/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 50/253 19/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 2744718 m, 60664 m/sec, 7978002 t fired, .
[[35mlola[0m][.] 80 EF STEQ 563/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 563/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 55/253 21/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 3047347 m, 60525 m/sec, 8843400 t fired, .
[[35mlola[0m][.] 80 EF STEQ 568/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 568/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 60/253 22/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 3287813 m, 48093 m/sec, 9677615 t fired, .
[[35mlola[0m][.] 80 EF STEQ 573/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 573/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 65/253 24/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 3533852 m, 49207 m/sec, 10535551 t fired, .
[[35mlola[0m][.] 80 EF STEQ 578/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 578/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 70/253 26/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 3817872 m, 56804 m/sec, 11332352 t fired, .
[[35mlola[0m][.] 80 EF STEQ 583/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 583/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 75/253 27/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 4083289 m, 53083 m/sec, 12245944 t fired, .
[[35mlola[0m][.] 80 EF STEQ 588/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 588/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 80/253 28/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 4341985 m, 51739 m/sec, 13145275 t fired, .
[[35mlola[0m][.] 80 EF STEQ 593/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 593/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 85/253 30/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 4621523 m, 55907 m/sec, 14098018 t fired, .
[[35mlola[0m][.] 80 EF STEQ 598/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 598/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 90/253 31/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 4852355 m, 46166 m/sec, 14907860 t fired, .
[[35mlola[0m][.] 80 EF STEQ 603/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 603/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 95/253 32/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 5104066 m, 50342 m/sec, 15871330 t fired, .
[[35mlola[0m][.] 80 EF STEQ 608/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 608/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 100/253 33/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 5311460 m, 41478 m/sec, 16727872 t fired, .
[[35mlola[0m][.] 80 EF STEQ 613/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 613/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 105/253 34/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 5523758 m, 42459 m/sec, 17551830 t fired, .
[[35mlola[0m][.] 80 EF STEQ 618/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 618/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 110/253 36/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 5781468 m, 51542 m/sec, 18408080 t fired, .
[[35mlola[0m][.] 80 EF STEQ 623/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 623/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 115/253 37/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 6078089 m, 59324 m/sec, 19320604 t fired, .
[[35mlola[0m][.] 80 EF STEQ 628/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 628/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 120/253 38/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 6362363 m, 56854 m/sec, 20212016 t fired, .
[[35mlola[0m][.] 80 EF STEQ 633/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 633/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 125/253 40/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 6658825 m, 59292 m/sec, 21122765 t fired, .
[[35mlola[0m][.] 80 EF STEQ 638/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 638/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 130/253 41/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 6901252 m, 48485 m/sec, 21931256 t fired, .
[[35mlola[0m][.] 80 EF STEQ 643/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 643/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 135/253 42/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 7155744 m, 50898 m/sec, 22888403 t fired, .
[[35mlola[0m][.] 80 EF STEQ 648/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 648/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 140/253 43/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 7402822 m, 49415 m/sec, 23820046 t fired, .
[[35mlola[0m][.] 80 EF STEQ 653/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 653/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 145/253 44/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 7702988 m, 60033 m/sec, 24749552 t fired, .
[[35mlola[0m][.] 80 EF STEQ 658/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 658/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 150/253 46/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 7996598 m, 58722 m/sec, 25652523 t fired, .
[[35mlola[0m][.] 80 EF STEQ 663/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 663/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 155/253 47/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 8271448 m, 54970 m/sec, 26513207 t fired, .
[[35mlola[0m][.] 80 EF STEQ 668/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 668/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 160/253 48/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 8529751 m, 51660 m/sec, 27316399 t fired, .
[[35mlola[0m][.] 80 EF STEQ 673/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 673/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 165/253 49/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 8776253 m, 49300 m/sec, 28104707 t fired, .
[[35mlola[0m][.] 80 EF STEQ 678/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 678/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 170/253 50/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 9008425 m, 46434 m/sec, 28983884 t fired, .
[[35mlola[0m][.] 80 EF STEQ 683/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 683/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 175/253 51/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 9217245 m, 41764 m/sec, 29777623 t fired, .
[[35mlola[0m][.] 80 EF STEQ 688/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 688/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 180/253 53/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 9473916 m, 51334 m/sec, 30620180 t fired, .
[[35mlola[0m][.] 80 EF STEQ 693/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 693/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 185/253 54/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 9732602 m, 51737 m/sec, 31515355 t fired, .
[[35mlola[0m][.] 80 EF STEQ 698/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 698/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 190/253 55/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 9978248 m, 49129 m/sec, 32451434 t fired, .
[[35mlola[0m][.] 80 EF STEQ 703/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 703/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 195/253 56/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 10208934 m, 46137 m/sec, 33327867 t fired, .
[[35mlola[0m][.] 80 EF STEQ 708/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 708/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 200/253 57/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 10422041 m, 42621 m/sec, 34144144 t fired, .
[[35mlola[0m][.] 80 EF STEQ 713/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 713/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 205/253 58/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 10628120 m, 41215 m/sec, 34940236 t fired, .
[[35mlola[0m][.] 80 EF STEQ 718/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 718/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 210/253 59/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 10829187 m, 40213 m/sec, 35775413 t fired, .
[[35mlola[0m][.] 80 EF STEQ 723/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 723/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 215/253 60/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 11028345 m, 39831 m/sec, 36673057 t fired, .
[[35mlola[0m][.] 80 EF STEQ 728/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 728/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 220/253 60/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 11217435 m, 37818 m/sec, 37517672 t fired, .
[[35mlola[0m][.] 80 EF STEQ 733/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 733/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 225/253 61/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 11431575 m, 42828 m/sec, 38340705 t fired, .
[[35mlola[0m][.] 80 EF STEQ 738/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 738/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 230/253 63/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 11701121 m, 53909 m/sec, 39150738 t fired, .
[[35mlola[0m][.] 80 EF STEQ 743/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 743/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 235/253 64/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 11960656 m, 51907 m/sec, 39990055 t fired, .
[[35mlola[0m][.] 80 EF STEQ 748/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 748/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 240/253 65/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 12270320 m, 61932 m/sec, 40929660 t fired, .
[[35mlola[0m][.] 80 EF STEQ 753/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 753/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 245/253 66/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 12524394 m, 50814 m/sec, 41747484 t fired, .
[[35mlola[0m][.] 80 EF STEQ 758/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 758/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 250/253 68/2000 ShieldPPPs-PT-040A-CTLFireability-2024-08 12774970 m, 50115 m/sec, 42611341 t fired, .
[[35mlola[0m][.] 80 EF STEQ 763/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 763/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 29 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 EF STEQ 768/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 768/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 ShieldPPPs-PT-040A-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 253 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 ShieldPPPs-PT-040A-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 2787 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 75182
[[35mlola[0m][I] fired transitions : 153175
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 5/253 3/5 ShieldPPPs-PT-040A-CTLFireability-2024-08 366681 m, -2481657 m/sec, 992072 t fired, .
[[35mlola[0m][.] 80 EF STEQ 773/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 773/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 29 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-2024-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 EF STEQ 778/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 778/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 ShieldPPPs-PT-040A-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 277 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9726
[[35mlola[0m][I] fired transitions : 9725
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 ShieldPPPs-PT-040A-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 308 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 5/308 5/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 618986 m, 123797 m/sec, 898998 t fired, .
[[35mlola[0m][.] 80 EF STEQ 783/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 783/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 10/308 6/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 747801 m, 25763 m/sec, 1781516 t fired, .
[[35mlola[0m][.] 80 EF STEQ 788/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 788/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 15/308 6/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 896812 m, 29802 m/sec, 2645743 t fired, .
[[35mlola[0m][.] 80 EF STEQ 793/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 793/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 20/308 7/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 1045677 m, 29773 m/sec, 3534873 t fired, .
[[35mlola[0m][.] 80 EF STEQ 798/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 798/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 25/308 7/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 1174589 m, 25782 m/sec, 4395835 t fired, .
[[35mlola[0m][.] 80 EF STEQ 803/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 803/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 30/308 8/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 1287082 m, 22498 m/sec, 5247352 t fired, .
[[35mlola[0m][.] 80 EF STEQ 808/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 808/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 35/308 9/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 1451391 m, 32861 m/sec, 6196890 t fired, .
[[35mlola[0m][.] 80 EF STEQ 813/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 813/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 40/308 9/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 1592516 m, 28225 m/sec, 7120068 t fired, .
[[35mlola[0m][.] 80 EF STEQ 818/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 818/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 45/308 10/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 1700086 m, 21514 m/sec, 7947447 t fired, .
[[35mlola[0m][.] 80 EF STEQ 823/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 823/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 50/308 10/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 1835741 m, 27131 m/sec, 8792464 t fired, .
[[35mlola[0m][.] 80 EF STEQ 828/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 828/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 55/308 11/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 1945369 m, 21925 m/sec, 9610843 t fired, .
[[35mlola[0m][.] 80 EF STEQ 833/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 833/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 60/308 11/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 2067537 m, 24433 m/sec, 10447753 t fired, .
[[35mlola[0m][.] 80 EF STEQ 838/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 838/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 65/308 12/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 2171338 m, 20760 m/sec, 11246040 t fired, .
[[35mlola[0m][.] 80 EF STEQ 843/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 843/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 70/308 12/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 2286637 m, 23059 m/sec, 12132814 t fired, .
[[35mlola[0m][.] 80 EF STEQ 848/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 848/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 75/308 13/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 2398286 m, 22329 m/sec, 13063358 t fired, .
[[35mlola[0m][.] 80 EF STEQ 853/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 853/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 80/308 13/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 2495605 m, 19463 m/sec, 13949892 t fired, .
[[35mlola[0m][.] 80 EF STEQ 858/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 858/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 85/308 14/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 2624830 m, 25845 m/sec, 14749118 t fired, .
[[35mlola[0m][.] 80 EF STEQ 863/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 863/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 90/308 14/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 2772271 m, 29488 m/sec, 15675652 t fired, .
[[35mlola[0m][.] 80 EF STEQ 868/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 868/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 95/308 15/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 2903020 m, 26149 m/sec, 16579078 t fired, .
[[35mlola[0m][.] 80 EF STEQ 873/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 873/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 100/308 15/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 3032968 m, 25989 m/sec, 17460951 t fired, .
[[35mlola[0m][.] 80 EF STEQ 878/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 878/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 105/308 16/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 3163261 m, 26058 m/sec, 18345186 t fired, .
[[35mlola[0m][.] 80 EF STEQ 883/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 883/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 110/308 16/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 3272953 m, 21938 m/sec, 19154418 t fired, .
[[35mlola[0m][.] 80 EF STEQ 888/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 888/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 115/308 17/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 3392698 m, 23949 m/sec, 20034984 t fired, .
[[35mlola[0m][.] 80 EF STEQ 893/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 893/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 120/308 17/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 3509774 m, 23415 m/sec, 20911931 t fired, .
[[35mlola[0m][.] 80 EF STEQ 898/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 898/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 125/308 18/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 3625778 m, 23200 m/sec, 21837241 t fired, .
[[35mlola[0m][.] 80 EF STEQ 903/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 903/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 130/308 18/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 3721582 m, 19160 m/sec, 22703799 t fired, .
[[35mlola[0m][.] 80 EF STEQ 908/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 908/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 135/308 19/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 3819778 m, 19639 m/sec, 23505311 t fired, .
[[35mlola[0m][.] 80 EF STEQ 913/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 913/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 140/308 19/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 3958964 m, 27837 m/sec, 24379440 t fired, .
[[35mlola[0m][.] 80 EF STEQ 918/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 918/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 145/308 20/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 4074745 m, 23156 m/sec, 25253087 t fired, .
[[35mlola[0m][.] 80 EF STEQ 923/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 923/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 150/308 20/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 4206597 m, 26370 m/sec, 26151221 t fired, .
[[35mlola[0m][.] 80 EF STEQ 928/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 928/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 155/308 21/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 4316547 m, 21990 m/sec, 26983805 t fired, .
[[35mlola[0m][.] 80 EF STEQ 933/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 933/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 160/308 21/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 4425555 m, 21801 m/sec, 27834052 t fired, .
[[35mlola[0m][.] 80 EF STEQ 938/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 938/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 165/308 22/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 4527331 m, 20355 m/sec, 28717531 t fired, .
[[35mlola[0m][.] 80 EF STEQ 943/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 943/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 170/308 22/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 4624153 m, 19364 m/sec, 29578392 t fired, .
[[35mlola[0m][.] 80 EF STEQ 948/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 948/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 175/308 23/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 4756118 m, 26393 m/sec, 30490234 t fired, .
[[35mlola[0m][.] 80 EF STEQ 953/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 953/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 180/308 23/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 4869200 m, 22616 m/sec, 31344326 t fired, .
[[35mlola[0m][.] 80 EF STEQ 958/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 958/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 185/308 24/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 4977161 m, 21592 m/sec, 32188636 t fired, .
[[35mlola[0m][.] 80 EF STEQ 963/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 963/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 190/308 24/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 5084152 m, 21398 m/sec, 33089196 t fired, .
[[35mlola[0m][.] 80 EF STEQ 968/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 968/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 195/308 25/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 5172548 m, 17679 m/sec, 33895821 t fired, .
[[35mlola[0m][.] 80 EF STEQ 973/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 973/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 200/308 25/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 5289107 m, 23311 m/sec, 34767496 t fired, .
[[35mlola[0m][.] 80 EF STEQ 978/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 978/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 205/308 26/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 5396461 m, 21470 m/sec, 35628479 t fired, .
[[35mlola[0m][.] 80 EF STEQ 983/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 983/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 210/308 26/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 5506560 m, 22019 m/sec, 36603553 t fired, .
[[35mlola[0m][.] 80 EF STEQ 988/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 988/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 215/308 26/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 5612097 m, 21107 m/sec, 37488192 t fired, .
[[35mlola[0m][.] 80 EF STEQ 993/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 993/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 220/308 27/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 5719754 m, 21531 m/sec, 38408776 t fired, .
[[35mlola[0m][.] 80 EF STEQ 998/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 998/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 225/308 27/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 5819876 m, 20024 m/sec, 39309580 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1003/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1003/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 230/308 28/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 5923487 m, 20722 m/sec, 40235136 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1008/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1008/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 235/308 28/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 6019127 m, 19128 m/sec, 41129197 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1013/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1013/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 240/308 29/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 6100546 m, 16283 m/sec, 41985600 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1018/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1018/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 245/308 29/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 6187298 m, 17350 m/sec, 42846583 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1023/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1023/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 250/308 29/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 6282388 m, 19018 m/sec, 43751527 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1028/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1028/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 255/308 30/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 6401854 m, 23893 m/sec, 44610160 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1033/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1033/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 260/308 31/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 6564610 m, 32551 m/sec, 45586071 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1038/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1038/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 265/308 31/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 6706752 m, 28428 m/sec, 46549807 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1043/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1043/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 270/308 32/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 6838288 m, 26307 m/sec, 47465331 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1048/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1048/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 275/308 32/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 6970962 m, 26534 m/sec, 48353421 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1053/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1053/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 280/308 33/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 7092055 m, 24218 m/sec, 49248824 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1058/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1058/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 285/308 33/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 7217268 m, 25042 m/sec, 50168917 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1063/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1063/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 290/308 34/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 7331561 m, 22858 m/sec, 51027849 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1068/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1068/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 295/308 34/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 7448414 m, 23370 m/sec, 51961004 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1073/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1073/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 300/308 35/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 7548085 m, 19934 m/sec, 52861473 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1078/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1078/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 305/308 35/2000 ShieldPPPs-PT-040A-CTLFireability-2024-05 7665659 m, 23514 m/sec, 53743738 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1083/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1083/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 20 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 EF STEQ 1088/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1088/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 ShieldPPPs-PT-040A-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 308 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 ShieldPPPs-PT-040A-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 2467 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 5/308 3/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 276485 m, 55297 m/sec, 892747 t fired, .
[[35mlola[0m][.] 20 CTL EXCL 5/2467 4/5 ShieldPPPs-PT-040A-CTLFireability-2024-05 555605 m, -1422010 m/sec, 640707 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1093/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1093/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 10/308 5/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 545722 m, 53847 m/sec, 1810988 t fired, .
[[35mlola[0m][.] 20 CTL EXCL 10/274 5/5 ShieldPPPs-PT-040A-CTLFireability-2024-05 677911 m, 24461 m/sec, 1434856 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1098/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1098/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 20 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-2024-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 15/308 8/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 838390 m, 58533 m/sec, 2842933 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1103/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1103/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 20/308 10/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 1134703 m, 59262 m/sec, 3985879 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1108/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1108/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 25/308 12/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 1398771 m, 52813 m/sec, 5044821 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1113/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1113/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 30/308 15/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 1693101 m, 58866 m/sec, 6111857 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1118/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1118/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 35/308 17/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 1984967 m, 58373 m/sec, 7186220 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1123/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1123/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 40/308 20/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 2288370 m, 60680 m/sec, 8330466 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1128/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1128/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 45/308 22/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 2584159 m, 59157 m/sec, 9409684 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1133/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1133/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 50/308 25/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 2837007 m, 50569 m/sec, 10492649 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1138/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1138/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 55/308 27/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 3139080 m, 60414 m/sec, 11709052 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1143/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1143/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 60/308 29/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 3401255 m, 52435 m/sec, 12737865 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1148/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1148/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 65/308 31/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 3646428 m, 49034 m/sec, 13747993 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1153/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1153/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 70/308 33/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 3896908 m, 50096 m/sec, 14780531 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1158/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1158/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 75/308 35/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 4237499 m, 68118 m/sec, 15917837 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1163/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1163/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 80/308 36/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 4526645 m, 57829 m/sec, 16939979 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1168/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1168/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 85/308 38/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 4808349 m, 56340 m/sec, 18004729 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1173/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1173/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 90/308 39/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 5070646 m, 52459 m/sec, 19001326 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1178/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1178/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 95/308 40/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 5331346 m, 52140 m/sec, 20048744 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1183/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1183/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 100/308 42/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 5658835 m, 65497 m/sec, 21181631 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1188/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1188/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 105/308 43/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 5910972 m, 50427 m/sec, 22181453 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1193/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1193/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 110/308 45/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 6176119 m, 53029 m/sec, 23153706 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1198/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1198/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 115/308 46/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 6461635 m, 57103 m/sec, 24209555 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1203/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1203/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 120/308 47/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 6717184 m, 51109 m/sec, 25258096 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1208/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1208/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 125/308 48/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 6967112 m, 49985 m/sec, 26308798 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1213/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1213/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 130/308 50/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 7270740 m, 60725 m/sec, 27478025 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1218/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1218/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 135/308 51/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 7504763 m, 46804 m/sec, 28484429 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1223/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1223/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 140/308 52/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 7731035 m, 45254 m/sec, 29483484 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1228/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1228/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 145/308 53/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 7985601 m, 50913 m/sec, 30581151 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1233/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1233/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 150/308 55/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 8239981 m, 50876 m/sec, 31721246 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1238/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1238/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 155/308 56/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 8468856 m, 45775 m/sec, 32783029 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1243/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1243/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 160/308 56/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 8656420 m, 37512 m/sec, 33736176 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1248/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1248/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 165/308 57/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 8881855 m, 45087 m/sec, 34816828 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1253/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1253/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 170/308 58/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 9047117 m, 33052 m/sec, 35655069 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1258/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1258/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 175/308 59/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 9291143 m, 48805 m/sec, 36798283 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1263/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1263/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 180/308 60/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 9523585 m, 46488 m/sec, 37864910 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1268/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1268/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 185/308 61/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 9725034 m, 40289 m/sec, 38889297 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1273/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1273/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 190/308 62/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 9956894 m, 46372 m/sec, 39969855 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1278/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1278/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 195/308 63/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 10173941 m, 43409 m/sec, 40964713 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1283/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1283/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 200/308 64/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 10363587 m, 37929 m/sec, 41935390 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1288/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1288/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 205/308 65/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 10575195 m, 42321 m/sec, 43027076 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1293/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1293/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 210/308 66/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 10775128 m, 39986 m/sec, 44086912 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1298/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1298/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 215/308 67/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 10999132 m, 44800 m/sec, 45198261 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1303/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1303/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 220/308 68/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 11213722 m, 42918 m/sec, 46262607 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1308/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1308/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 225/308 69/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 11401000 m, 37455 m/sec, 47330291 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1313/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1313/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 230/308 70/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 11655480 m, 50896 m/sec, 48431020 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1318/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1318/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 235/308 72/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 11919950 m, 52894 m/sec, 49498210 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1323/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1323/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 240/308 73/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 12169176 m, 49845 m/sec, 50571301 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1328/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1328/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 245/308 74/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 12434242 m, 53013 m/sec, 51744058 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1333/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1333/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 250/308 75/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 12660046 m, 45160 m/sec, 52735319 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1338/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1338/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 255/308 77/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 12919686 m, 51928 m/sec, 53954270 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1343/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1343/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 260/308 78/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 13151505 m, 46363 m/sec, 55010380 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1348/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1348/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 265/308 79/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 13376643 m, 45027 m/sec, 56071358 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1353/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1353/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 270/308 80/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 13634909 m, 51653 m/sec, 57156128 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1358/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1358/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 275/308 82/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 13912384 m, 55495 m/sec, 58369505 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1363/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1363/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 280/308 83/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 14144315 m, 46386 m/sec, 59419035 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1368/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1368/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 285/308 84/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 14386301 m, 48397 m/sec, 60510474 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1373/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1373/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 290/308 85/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 14603204 m, 43380 m/sec, 61545809 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1378/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1378/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 295/308 86/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 14826964 m, 44752 m/sec, 62603676 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1383/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1383/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 300/308 88/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 15055745 m, 45756 m/sec, 63699496 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1388/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1388/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 305/308 89/2000 ShieldPPPs-PT-040A-CTLFireability-2024-04 15284297 m, 45710 m/sec, 64783829 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1393/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1393/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 17 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-2024-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 EF STEQ 1398/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1398/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 9 ShieldPPPs-PT-040A-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 308 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 ShieldPPPs-PT-040A-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 2157 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 CTL EXCL 4/308 3/5 ShieldPPPs-PT-040A-CTLFireability-2024-04 343729 m, -2988113 m/sec, 1107333 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1403/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1403/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 17 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-2024-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 EF STEQ 1408/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1408/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 9 ShieldPPPs-PT-040A-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 357 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 12 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2179
[[35mlola[0m][I] fired transitions : 2178
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ShieldPPPs-PT-040A-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 429 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 5/429 2/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 306530 m, 61306 m/sec, 910516 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1413/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1413/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 10/429 3/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 576727 m, 54039 m/sec, 1885650 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1418/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1418/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 15/429 4/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 823250 m, 49304 m/sec, 2814242 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1423/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1423/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 20/429 5/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 1093808 m, 54111 m/sec, 3748955 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1428/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1428/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 25/429 6/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 1349516 m, 51141 m/sec, 4679468 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1433/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1433/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 30/429 7/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 1571073 m, 44311 m/sec, 5555860 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1438/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1438/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 35/429 8/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 1840798 m, 53945 m/sec, 6459624 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1443/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1443/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 40/429 9/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 2069426 m, 45725 m/sec, 7305238 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1448/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1448/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 45/429 10/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 2292207 m, 44556 m/sec, 8159301 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1453/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1453/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 50/429 11/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 2500398 m, 41638 m/sec, 9059668 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1458/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1458/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 55/429 12/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 2749352 m, 49790 m/sec, 9952173 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1463/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1463/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 60/429 13/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 2988767 m, 47883 m/sec, 10886038 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1468/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1468/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 65/429 14/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 3193064 m, 40859 m/sec, 11748550 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1473/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1473/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 70/429 15/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 3422266 m, 45840 m/sec, 12624324 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1478/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1478/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 75/429 16/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 3663944 m, 48335 m/sec, 13561021 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1483/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1483/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 80/429 17/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 3930884 m, 53388 m/sec, 14432590 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1488/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1488/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 85/429 18/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 4192283 m, 52279 m/sec, 15417490 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1493/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1493/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 90/429 19/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 4413825 m, 44308 m/sec, 16298583 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1498/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1498/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 95/429 20/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 4637418 m, 44718 m/sec, 17199020 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1503/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1503/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 100/429 21/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 4889246 m, 50365 m/sec, 18127221 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1508/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1508/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 105/429 22/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 5130212 m, 48193 m/sec, 19045357 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1513/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1513/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 110/429 23/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 5340882 m, 42134 m/sec, 19920872 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1518/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1518/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 115/429 24/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 5595126 m, 50848 m/sec, 20926217 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1523/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1523/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 120/429 25/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 5863010 m, 53576 m/sec, 21853293 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1528/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1528/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 125/429 26/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 6107534 m, 48904 m/sec, 22802203 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1533/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1533/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 130/429 27/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 6344548 m, 47402 m/sec, 23676632 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1538/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1538/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 135/429 28/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 6564823 m, 44055 m/sec, 24553755 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1543/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1543/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 140/429 29/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 6810040 m, 49043 m/sec, 25469595 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1548/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1548/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 145/429 30/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 7046054 m, 47202 m/sec, 26355643 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1553/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1553/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 150/429 31/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 7253422 m, 41473 m/sec, 27254827 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1558/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1558/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 155/429 32/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 7459525 m, 41220 m/sec, 28120715 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1563/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1563/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 160/429 33/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 7667275 m, 41550 m/sec, 29061765 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1568/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1568/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 165/429 34/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 7876924 m, 41929 m/sec, 29993278 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1573/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1573/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 170/429 35/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 8100428 m, 44700 m/sec, 30893244 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1578/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1578/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1623 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 175/429 35/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 8305393 m, 40993 m/sec, 31761141 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1583/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1583/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1628 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 180/429 36/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 8494015 m, 37724 m/sec, 32612600 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1588/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1588/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1633 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 185/429 37/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 8695166 m, 40230 m/sec, 33547795 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1593/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1593/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1638 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 190/429 38/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 8949433 m, 50853 m/sec, 34480608 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1598/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1598/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1643 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 195/429 39/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 9181596 m, 46432 m/sec, 35302613 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1603/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1603/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1648 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 200/429 40/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 9443821 m, 52445 m/sec, 36274280 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1608/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1608/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 205/429 41/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 9664126 m, 44061 m/sec, 37163339 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1613/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1613/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1658 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 210/429 42/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 9885650 m, 44304 m/sec, 38058196 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1618/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1618/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1663 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 215/429 43/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 10110636 m, 44997 m/sec, 38969530 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1623/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1623/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 220/429 44/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 10319007 m, 41674 m/sec, 39898244 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1628/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1628/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1673 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 225/429 45/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 10500032 m, 36205 m/sec, 40740565 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1633/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1633/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 230/429 46/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 10766910 m, 53375 m/sec, 41657338 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1638/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1638/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1683 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 235/429 47/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 10990615 m, 44741 m/sec, 42574685 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1643/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1643/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1688 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2023-15: DISJ 0 1 1 0 3 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 240/429 48/2000 ShieldPPPs-PT-040A-CTLFireability-2024-00 11229295 m, 47736 m/sec, 43534013 t fired, .
[[35mlola[0m][.] 80 EF STEQ 1648/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2023-15 sara not yet started (preprocessing).
[[35mlola[0m][.] 91 EF STEQ 1648/3555 0/5 ShieldPPPs-PT-040A-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1693 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-03: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-040A-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2024-10: EF true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-12: DISJ true findpath[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-040A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-01: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-040A-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldPPPs-PT-040A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldPPPs-PT-040A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683763500482"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldPPPs-PT-040A.tgz
mv ShieldPPPs-PT-040A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;