About the Execution of LoLA for ShieldPPPs-PT-020A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 2580811.00 | 0.00 | 0.00 | ???T?T??FTT???F? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683763400450.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldPPPs-PT-020A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683763400450
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 680K
-rw-r--r-- 1 mcc users 8.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 104K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 73K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K May 19 07:16 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 19 16:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 19 07:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 19:09 LTLFireability.xml
-rw-r--r-- 1 mcc users 10K Apr 13 11:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 105K Apr 13 11:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Apr 13 11:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 82K Apr 13 11:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 176K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldPPPs-PT-020A-CTLFireability-2024-00
FORMULA_NAME ShieldPPPs-PT-020A-CTLFireability-2024-01
FORMULA_NAME ShieldPPPs-PT-020A-CTLFireability-2024-02
FORMULA_NAME ShieldPPPs-PT-020A-CTLFireability-2024-03
FORMULA_NAME ShieldPPPs-PT-020A-CTLFireability-2024-04
FORMULA_NAME ShieldPPPs-PT-020A-CTLFireability-2024-05
FORMULA_NAME ShieldPPPs-PT-020A-CTLFireability-2024-06
FORMULA_NAME ShieldPPPs-PT-020A-CTLFireability-2024-07
FORMULA_NAME ShieldPPPs-PT-020A-CTLFireability-2024-08
FORMULA_NAME ShieldPPPs-PT-020A-CTLFireability-2024-09
FORMULA_NAME ShieldPPPs-PT-020A-CTLFireability-2024-10
FORMULA_NAME ShieldPPPs-PT-020A-CTLFireability-2024-11
FORMULA_NAME ShieldPPPs-PT-020A-CTLFireability-2023-12
FORMULA_NAME ShieldPPPs-PT-020A-CTLFireability-2023-13
FORMULA_NAME ShieldPPPs-PT-020A-CTLFireability-2023-14
FORMULA_NAME ShieldPPPs-PT-020A-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717129704206
FORMULA ShieldPPPs-PT-020A-CTLFireability-2023-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-020A-CTLFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-020A-CTLFireability-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-020A-CTLFireability-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-020A-CTLFireability-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-020A-CTLFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717132285017
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 ShieldPPPs-PT-020A-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 6 ShieldPPPs-PT-020A-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 75 (type EQUN) for 6 ShieldPPPs-PT-020A-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type FNDP) for 6 ShieldPPPs-PT-020A-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for ShieldPPPs-PT-020A-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 67 (type FNDP) for ShieldPPPs-PT-020A-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 75 (type EQUN) for ShieldPPPs-PT-020A-CTLFireability-2024-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 24 ShieldPPPs-PT-020A-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 84 (type EQUN) for 24 ShieldPPPs-PT-020A-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 88 (type EQUN) for 21 ShieldPPPs-PT-020A-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 4/211 4/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 574954 m, 114990 m/sec, 1723017 t fired, .
[[35mlola[0m][.] 80 EF STEQ 4/1795 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 4/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 4/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 9/211 9/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 1249412 m, 134891 m/sec, 3963442 t fired, .
[[35mlola[0m][.] 80 EF STEQ 9/1791 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 9/3587 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 9/3587 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 14/211 14/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 1928263 m, 135770 m/sec, 6192234 t fired, .
[[35mlola[0m][.] 80 EF STEQ 14/1786 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 14/3582 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 14/3582 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 19/211 18/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 2580522 m, 130451 m/sec, 8527628 t fired, .
[[35mlola[0m][.] 80 EF STEQ 19/1781 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 19/3577 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 19/3577 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 24/211 23/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 3223044 m, 128504 m/sec, 10807112 t fired, .
[[35mlola[0m][.] 80 EF STEQ 24/1776 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 24/3572 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 24/3572 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 29/211 27/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 3808388 m, 117068 m/sec, 13025995 t fired, .
[[35mlola[0m][.] 80 EF STEQ 29/1771 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 29/3567 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 29/3567 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 34/211 31/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 4368472 m, 112016 m/sec, 15322576 t fired, .
[[35mlola[0m][.] 80 EF STEQ 34/1766 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 34/3562 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 34/3562 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 39/211 35/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 4948849 m, 116075 m/sec, 17635457 t fired, .
[[35mlola[0m][.] 80 EF STEQ 39/1761 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 39/3557 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 39/3557 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 44/211 39/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 5652166 m, 140663 m/sec, 20168008 t fired, .
[[35mlola[0m][.] 80 EF STEQ 44/1756 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 44/3552 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 44/3552 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 49/211 44/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 6264223 m, 122411 m/sec, 22565669 t fired, .
[[35mlola[0m][.] 80 EF STEQ 49/1751 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 49/3547 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 49/3547 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 54/211 48/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 6900509 m, 127257 m/sec, 25002577 t fired, .
[[35mlola[0m][.] 80 EF STEQ 54/1746 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 54/3542 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 54/3542 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 59/211 52/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 7444318 m, 108761 m/sec, 27194058 t fired, .
[[35mlola[0m][.] 80 EF STEQ 59/1741 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 59/3537 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 59/3537 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 64/211 56/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 7997167 m, 110569 m/sec, 29498927 t fired, .
[[35mlola[0m][.] 80 EF STEQ 64/1736 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 64/3532 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 64/3532 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 69/211 59/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 8542135 m, 108993 m/sec, 31758361 t fired, .
[[35mlola[0m][.] 80 EF STEQ 69/1731 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 69/3527 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 69/3527 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 74/211 63/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 9108185 m, 113210 m/sec, 34009337 t fired, .
[[35mlola[0m][.] 80 EF STEQ 74/1726 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 74/3522 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 74/3522 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 79/211 69/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 9869485 m, 152260 m/sec, 36370055 t fired, .
[[35mlola[0m][.] 80 EF STEQ 79/1721 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 79/3517 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 79/3517 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 84/211 73/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 10550233 m, 136149 m/sec, 38638811 t fired, .
[[35mlola[0m][.] 80 EF STEQ 84/1716 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 84/3512 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 84/3512 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 89/211 78/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 11190131 m, 127979 m/sec, 40912267 t fired, .
[[35mlola[0m][.] 80 EF STEQ 89/1711 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 89/3507 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 89/3507 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 94/211 82/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 11791476 m, 120269 m/sec, 43229600 t fired, .
[[35mlola[0m][.] 80 EF STEQ 94/1706 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 94/3502 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 94/3502 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 99/211 86/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 12400943 m, 121893 m/sec, 45361120 t fired, .
[[35mlola[0m][.] 80 EF STEQ 99/1701 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 99/3497 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 99/3497 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 104/211 90/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 13018455 m, 123502 m/sec, 47597067 t fired, .
[[35mlola[0m][.] 80 EF STEQ 104/1696 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 104/3492 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 104/3492 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 109/211 94/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 13596563 m, 115621 m/sec, 49827864 t fired, .
[[35mlola[0m][.] 80 EF STEQ 109/1691 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 109/3487 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 109/3487 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 114/211 99/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 14270410 m, 134769 m/sec, 52049197 t fired, .
[[35mlola[0m][.] 80 EF STEQ 114/1686 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 114/3482 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 114/3482 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 119/211 103/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 14919433 m, 129804 m/sec, 54271002 t fired, .
[[35mlola[0m][.] 80 EF STEQ 119/1681 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 119/3477 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 119/3477 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 124/211 107/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 15504266 m, 116966 m/sec, 56429722 t fired, .
[[35mlola[0m][.] 80 EF STEQ 124/1676 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 124/3472 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 124/3472 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 129/211 112/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 16101462 m, 119439 m/sec, 58513141 t fired, .
[[35mlola[0m][.] 80 EF STEQ 129/1671 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 129/3467 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 129/3467 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 134/211 116/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 16713215 m, 122350 m/sec, 60724233 t fired, .
[[35mlola[0m][.] 80 EF STEQ 134/1666 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 134/3462 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 134/3462 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 139/211 120/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 17321818 m, 121720 m/sec, 63030203 t fired, .
[[35mlola[0m][.] 80 EF STEQ 139/1661 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 139/3457 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 139/3457 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 144/211 124/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 17882277 m, 112091 m/sec, 65298892 t fired, .
[[35mlola[0m][.] 80 EF STEQ 144/1656 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 144/3452 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 144/3452 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 149/211 128/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 18417067 m, 106958 m/sec, 67436588 t fired, .
[[35mlola[0m][.] 80 EF STEQ 149/1651 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 149/3447 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 149/3447 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 154/211 131/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 18989474 m, 114481 m/sec, 69608133 t fired, .
[[35mlola[0m][.] 80 EF STEQ 154/1646 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 154/3442 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 154/3442 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 159/211 136/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 19616466 m, 125398 m/sec, 71954378 t fired, .
[[35mlola[0m][.] 80 EF STEQ 159/1641 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 159/3437 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 159/3437 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 164/211 140/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 20242789 m, 125264 m/sec, 74264691 t fired, .
[[35mlola[0m][.] 80 EF STEQ 164/1636 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 164/3432 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 164/3432 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 169/211 144/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 20804369 m, 112316 m/sec, 76420445 t fired, .
[[35mlola[0m][.] 80 EF STEQ 169/1631 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 169/3427 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 169/3427 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 174/211 148/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 21361106 m, 111347 m/sec, 78580908 t fired, .
[[35mlola[0m][.] 80 EF STEQ 174/1626 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 174/3422 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 174/3422 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 179/211 152/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 21991185 m, 126015 m/sec, 80957896 t fired, .
[[35mlola[0m][.] 80 EF STEQ 179/1621 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 179/3417 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 179/3417 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 184/211 156/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 22539493 m, 109661 m/sec, 83189902 t fired, .
[[35mlola[0m][.] 80 EF STEQ 184/1616 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 184/3412 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 184/3412 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 189/211 160/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 23077932 m, 107687 m/sec, 85350962 t fired, .
[[35mlola[0m][.] 80 EF STEQ 189/1611 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 189/3407 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 189/3407 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 194/211 163/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 23628808 m, 110175 m/sec, 87554065 t fired, .
[[35mlola[0m][.] 80 EF STEQ 194/1606 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 194/3402 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 194/3402 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 199/211 167/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 24159853 m, 106209 m/sec, 89727678 t fired, .
[[35mlola[0m][.] 80 EF STEQ 199/1601 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 199/3397 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 199/3397 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 204/211 171/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 24694435 m, 106916 m/sec, 91957607 t fired, .
[[35mlola[0m][.] 80 EF STEQ 204/1596 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 204/3392 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 204/3392 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 209/211 174/2000 ShieldPPPs-PT-020A-CTLFireability-2024-07 25196245 m, 100362 m/sec, 94119657 t fired, .
[[35mlola[0m][.] 80 EF STEQ 209/1591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 209/3387 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 209/3387 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 34 (type EXCL) for ShieldPPPs-PT-020A-CTLFireability-2024-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 EF STEQ 214/1586 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 214/3382 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 214/3382 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 54 ShieldPPPs-PT-020A-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for ShieldPPPs-PT-020A-CTLFireability-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 716
[[35mlola[0m][I] fired transitions : 716
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 ShieldPPPs-PT-020A-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 241 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 5/241 6/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 968185 m, 193637 m/sec, 2422727 t fired, .
[[35mlola[0m][.] 80 EF STEQ 219/1581 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 219/3377 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 219/3377 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 10/241 10/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 1821360 m, 170635 m/sec, 4649474 t fired, .
[[35mlola[0m][.] 80 EF STEQ 224/1576 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 224/3372 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 224/3372 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 15/241 15/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 2725125 m, 180753 m/sec, 7123111 t fired, .
[[35mlola[0m][.] 80 EF STEQ 229/1571 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 229/3367 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 229/3367 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 20/241 20/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 3606732 m, 176321 m/sec, 9452532 t fired, .
[[35mlola[0m][.] 80 EF STEQ 234/1566 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 234/3362 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 234/3362 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 25/241 24/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 4405465 m, 159746 m/sec, 11630151 t fired, .
[[35mlola[0m][.] 80 EF STEQ 239/1561 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 239/3357 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 239/3357 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 30/241 29/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 5214300 m, 161767 m/sec, 13900484 t fired, .
[[35mlola[0m][.] 80 EF STEQ 244/1556 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 244/3352 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 244/3352 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 35/241 33/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 5987669 m, 154673 m/sec, 16082892 t fired, .
[[35mlola[0m][.] 80 EF STEQ 249/1551 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 249/3347 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 249/3347 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 40/241 37/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 6758936 m, 154253 m/sec, 18211279 t fired, .
[[35mlola[0m][.] 80 EF STEQ 254/1546 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 254/3342 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 254/3342 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 45/241 41/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 7462963 m, 140805 m/sec, 20418287 t fired, .
[[35mlola[0m][.] 80 EF STEQ 259/1541 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 259/3337 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 259/3337 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 50/241 45/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 8251413 m, 157690 m/sec, 22613872 t fired, .
[[35mlola[0m][.] 80 EF STEQ 264/1536 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 264/3332 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 264/3332 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 55/241 49/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 9007629 m, 151243 m/sec, 24744614 t fired, .
[[35mlola[0m][.] 80 EF STEQ 269/1531 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 269/3327 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 269/3327 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 60/241 53/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 9712334 m, 140941 m/sec, 27014224 t fired, .
[[35mlola[0m][.] 80 EF STEQ 274/1526 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 274/3322 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 274/3322 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 65/241 58/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 10541126 m, 165758 m/sec, 29212301 t fired, .
[[35mlola[0m][.] 80 EF STEQ 279/1521 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 279/3317 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 279/3317 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 70/241 62/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 11350636 m, 161902 m/sec, 31334443 t fired, .
[[35mlola[0m][.] 80 EF STEQ 284/1516 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 284/3312 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 284/3312 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 75/241 66/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 12058112 m, 141495 m/sec, 33415140 t fired, .
[[35mlola[0m][.] 80 EF STEQ 289/1511 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 289/3307 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 289/3307 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 80/241 70/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 12777660 m, 143909 m/sec, 35503657 t fired, .
[[35mlola[0m][.] 80 EF STEQ 294/1506 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 294/3302 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 294/3302 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 85/241 74/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 13492429 m, 142953 m/sec, 37634308 t fired, .
[[35mlola[0m][.] 80 EF STEQ 299/1501 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 299/3297 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 299/3297 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 90/241 77/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 14194327 m, 140379 m/sec, 39729880 t fired, .
[[35mlola[0m][.] 80 EF STEQ 304/1496 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 304/3292 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 304/3292 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 95/241 82/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 14935058 m, 148146 m/sec, 41860223 t fired, .
[[35mlola[0m][.] 80 EF STEQ 309/1491 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 309/3287 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 309/3287 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 100/241 86/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 15716423 m, 156273 m/sec, 44127461 t fired, .
[[35mlola[0m][.] 80 EF STEQ 314/1486 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 314/3282 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 314/3282 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 105/241 90/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 16520132 m, 160741 m/sec, 46343861 t fired, .
[[35mlola[0m][.] 80 EF STEQ 319/1481 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 319/3277 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 319/3277 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 110/241 94/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 17323809 m, 160735 m/sec, 48687389 t fired, .
[[35mlola[0m][.] 80 EF STEQ 324/1476 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 324/3272 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 324/3272 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 115/241 99/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 18065740 m, 148386 m/sec, 50902378 t fired, .
[[35mlola[0m][.] 80 EF STEQ 329/1471 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 329/3267 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 329/3267 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 120/241 102/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 18711402 m, 129132 m/sec, 53054420 t fired, .
[[35mlola[0m][.] 80 EF STEQ 334/1466 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 334/3262 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 334/3262 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 125/241 106/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 19472577 m, 152235 m/sec, 55335037 t fired, .
[[35mlola[0m][.] 80 EF STEQ 339/1461 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 339/3257 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 339/3257 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 130/241 110/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 20110684 m, 127621 m/sec, 57473990 t fired, .
[[35mlola[0m][.] 80 EF STEQ 344/1456 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 344/3252 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 344/3252 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 135/241 113/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 20780840 m, 134031 m/sec, 59629906 t fired, .
[[35mlola[0m][.] 80 EF STEQ 349/1451 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 349/3247 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 349/3247 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 140/241 117/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 21552008 m, 154233 m/sec, 61868867 t fired, .
[[35mlola[0m][.] 80 EF STEQ 354/1446 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 354/3242 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 354/3242 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 145/241 121/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 22290130 m, 147624 m/sec, 64071820 t fired, .
[[35mlola[0m][.] 80 EF STEQ 359/1441 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 359/3237 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 359/3237 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 150/241 125/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 22965683 m, 135110 m/sec, 66181037 t fired, .
[[35mlola[0m][.] 80 EF STEQ 364/1436 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 364/3232 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 364/3232 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 155/241 129/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 23640152 m, 134893 m/sec, 68347167 t fired, .
[[35mlola[0m][.] 80 EF STEQ 369/1431 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 369/3227 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 369/3227 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 160/241 132/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 24304065 m, 132782 m/sec, 70461887 t fired, .
[[35mlola[0m][.] 80 EF STEQ 374/1426 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 374/3222 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 374/3222 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 165/241 136/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 25074382 m, 154063 m/sec, 72654047 t fired, .
[[35mlola[0m][.] 80 EF STEQ 379/1421 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 379/3217 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 379/3217 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 170/241 140/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 25814874 m, 148098 m/sec, 74892702 t fired, .
[[35mlola[0m][.] 80 EF STEQ 384/1416 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 384/3212 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 384/3212 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 175/241 144/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 26482474 m, 133520 m/sec, 77019186 t fired, .
[[35mlola[0m][.] 80 EF STEQ 389/1411 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 389/3207 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 389/3207 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 180/241 147/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 27103429 m, 124191 m/sec, 79042811 t fired, .
[[35mlola[0m][.] 80 EF STEQ 394/1406 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 394/3202 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 394/3202 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 185/241 151/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 27771688 m, 133651 m/sec, 81008328 t fired, .
[[35mlola[0m][.] 80 EF STEQ 399/1401 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 399/3197 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 399/3197 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 190/241 154/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 28395324 m, 124727 m/sec, 83108280 t fired, .
[[35mlola[0m][.] 80 EF STEQ 404/1396 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 404/3192 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 404/3192 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 195/241 159/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 29181041 m, 157143 m/sec, 85325759 t fired, .
[[35mlola[0m][.] 80 EF STEQ 409/1391 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 409/3187 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 409/3187 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 200/241 162/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 29826353 m, 129062 m/sec, 87306823 t fired, .
[[35mlola[0m][.] 80 EF STEQ 414/1386 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 414/3182 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 414/3182 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 205/241 166/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 30490238 m, 132777 m/sec, 89370273 t fired, .
[[35mlola[0m][.] 80 EF STEQ 419/1381 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 419/3177 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 419/3177 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 210/241 170/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 31235429 m, 149038 m/sec, 91570826 t fired, .
[[35mlola[0m][.] 80 EF STEQ 424/1376 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 424/3172 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 424/3172 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 215/241 173/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 31906586 m, 134231 m/sec, 93773697 t fired, .
[[35mlola[0m][.] 80 EF STEQ 429/1371 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 429/3167 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 429/3167 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 220/241 177/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 32512465 m, 121175 m/sec, 95858972 t fired, .
[[35mlola[0m][.] 80 EF STEQ 434/1366 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 434/3162 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 434/3162 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 225/241 180/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 33155457 m, 128598 m/sec, 98057109 t fired, .
[[35mlola[0m][.] 80 EF STEQ 439/1361 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 439/3157 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 439/3157 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 230/241 184/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 33908971 m, 150702 m/sec, 100429713 t fired, .
[[35mlola[0m][.] 80 EF STEQ 444/1356 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 444/3152 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 444/3152 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 235/241 189/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 34729159 m, 164037 m/sec, 102665370 t fired, .
[[35mlola[0m][.] 80 EF STEQ 449/1351 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 449/3147 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 449/3147 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 240/241 193/2000 ShieldPPPs-PT-020A-CTLFireability-2023-13 35551776 m, 164523 m/sec, 104842379 t fired, .
[[35mlola[0m][.] 80 EF STEQ 454/1346 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 454/3142 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 454/3142 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 52 (type EXCL) for ShieldPPPs-PT-020A-CTLFireability-2023-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 EF STEQ 459/1341 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 459/3137 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 459/3137 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 ShieldPPPs-PT-020A-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 5/240 4/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 570558 m, 114111 m/sec, 2322353 t fired, .
[[35mlola[0m][.] 80 EF STEQ 464/1336 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 464/3132 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 464/3132 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 10/240 7/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 1123760 m, 110640 m/sec, 4749333 t fired, .
[[35mlola[0m][.] 80 EF STEQ 469/1331 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 469/3127 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 469/3127 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 15/240 11/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 1726892 m, 120626 m/sec, 7282602 t fired, .
[[35mlola[0m][.] 80 EF STEQ 474/1326 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 474/3122 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 474/3122 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 20/240 14/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 2245236 m, 103668 m/sec, 9660763 t fired, .
[[35mlola[0m][.] 80 EF STEQ 479/1321 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 479/3117 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 479/3117 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 25/240 17/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 2754351 m, 101823 m/sec, 11931018 t fired, .
[[35mlola[0m][.] 80 EF STEQ 484/1316 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 484/3112 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 484/3112 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 30/240 20/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 3286040 m, 106337 m/sec, 14382897 t fired, .
[[35mlola[0m][.] 80 EF STEQ 489/1311 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 489/3107 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 489/3107 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 35/240 23/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 3777745 m, 98341 m/sec, 16737441 t fired, .
[[35mlola[0m][.] 80 EF STEQ 494/1306 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 494/3102 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 494/3102 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 40/240 26/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 4221929 m, 88836 m/sec, 19003304 t fired, .
[[35mlola[0m][.] 80 EF STEQ 499/1301 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 499/3097 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 499/3097 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 45/240 29/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 4676602 m, 90934 m/sec, 21297736 t fired, .
[[35mlola[0m][.] 80 EF STEQ 504/1296 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 504/3092 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 504/3092 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 50/240 31/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 5154272 m, 95534 m/sec, 23575446 t fired, .
[[35mlola[0m][.] 80 EF STEQ 509/1291 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 509/3087 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 509/3087 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 55/240 35/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 5680873 m, 105320 m/sec, 26012773 t fired, .
[[35mlola[0m][.] 80 EF STEQ 514/1286 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 514/3082 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 514/3082 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 60/240 37/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 6147773 m, 93380 m/sec, 28281455 t fired, .
[[35mlola[0m][.] 80 EF STEQ 519/1281 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 519/3077 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 519/3077 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 65/240 40/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 6664303 m, 103306 m/sec, 30782521 t fired, .
[[35mlola[0m][.] 80 EF STEQ 524/1276 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 524/3072 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 524/3072 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 70/240 43/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 7107928 m, 88725 m/sec, 33043245 t fired, .
[[35mlola[0m][.] 80 EF STEQ 529/1271 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 529/3067 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 529/3067 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 75/240 46/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 7592744 m, 96963 m/sec, 35428632 t fired, .
[[35mlola[0m][.] 80 EF STEQ 534/1266 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 534/3062 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 534/3062 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 80/240 49/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 8026263 m, 86703 m/sec, 37725774 t fired, .
[[35mlola[0m][.] 80 EF STEQ 539/1261 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 539/3057 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 539/3057 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 85/240 51/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 8488833 m, 92514 m/sec, 40102686 t fired, .
[[35mlola[0m][.] 80 EF STEQ 544/1256 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 544/3052 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 544/3052 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 90/240 54/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 8938391 m, 89911 m/sec, 42383670 t fired, .
[[35mlola[0m][.] 80 EF STEQ 549/1251 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 549/3047 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 549/3047 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 95/240 57/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 9513855 m, 115092 m/sec, 44765165 t fired, .
[[35mlola[0m][.] 80 EF STEQ 554/1246 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 554/3042 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 554/3042 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 100/240 61/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 10077004 m, 112629 m/sec, 47202638 t fired, .
[[35mlola[0m][.] 80 EF STEQ 559/1241 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 559/3037 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 559/3037 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 105/240 64/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 10633460 m, 111291 m/sec, 49593873 t fired, .
[[35mlola[0m][.] 80 EF STEQ 564/1236 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 564/3032 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 564/3032 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 110/240 67/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 11162599 m, 105827 m/sec, 52022288 t fired, .
[[35mlola[0m][.] 80 EF STEQ 569/1231 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 569/3027 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 569/3027 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 115/240 70/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 11632952 m, 94070 m/sec, 54334027 t fired, .
[[35mlola[0m][.] 80 EF STEQ 574/1226 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 574/3022 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 574/3022 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 120/240 73/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 12114133 m, 96236 m/sec, 56539312 t fired, .
[[35mlola[0m][.] 80 EF STEQ 579/1221 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 579/3017 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 579/3017 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 125/240 76/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 12660486 m, 109270 m/sec, 58973909 t fired, .
[[35mlola[0m][.] 80 EF STEQ 584/1216 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 584/3012 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 584/3012 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 130/240 79/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 13184547 m, 104812 m/sec, 61456499 t fired, .
[[35mlola[0m][.] 80 EF STEQ 589/1211 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 589/3007 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 589/3007 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 135/240 82/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 13664718 m, 96034 m/sec, 63791510 t fired, .
[[35mlola[0m][.] 80 EF STEQ 594/1206 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 594/3002 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 594/3002 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 140/240 86/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 14216525 m, 110361 m/sec, 66134166 t fired, .
[[35mlola[0m][.] 80 EF STEQ 599/1201 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 599/2997 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 599/2997 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 145/240 89/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 14733036 m, 103302 m/sec, 68432424 t fired, .
[[35mlola[0m][.] 80 EF STEQ 604/1196 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 604/2992 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 604/2992 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 150/240 92/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 15223618 m, 98116 m/sec, 70675605 t fired, .
[[35mlola[0m][.] 80 EF STEQ 609/1191 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 609/2987 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 609/2987 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 155/240 95/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 15748163 m, 104909 m/sec, 73012377 t fired, .
[[35mlola[0m][.] 80 EF STEQ 614/1186 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 614/2982 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 614/2982 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 160/240 98/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 16249666 m, 100300 m/sec, 75347923 t fired, .
[[35mlola[0m][.] 80 EF STEQ 619/1181 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 619/2977 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 619/2977 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 165/240 101/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 16727210 m, 95508 m/sec, 77554763 t fired, .
[[35mlola[0m][.] 80 EF STEQ 624/1176 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 624/2972 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 624/2972 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 170/240 104/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 17198952 m, 94348 m/sec, 79797199 t fired, .
[[35mlola[0m][.] 80 EF STEQ 629/1171 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 629/2967 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 629/2967 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 175/240 106/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 17618212 m, 83852 m/sec, 81961385 t fired, .
[[35mlola[0m][.] 80 EF STEQ 634/1166 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 634/2962 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 634/2962 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 180/240 109/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 18077067 m, 91771 m/sec, 84198039 t fired, .
[[35mlola[0m][.] 80 EF STEQ 639/1161 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 639/2957 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 639/2957 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 185/240 111/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 18501247 m, 84836 m/sec, 86283088 t fired, .
[[35mlola[0m][.] 80 EF STEQ 644/1156 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 644/2952 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 644/2952 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 190/240 114/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 18938541 m, 87458 m/sec, 88404148 t fired, .
[[35mlola[0m][.] 80 EF STEQ 649/1151 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 649/2947 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 649/2947 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 195/240 117/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 19406075 m, 93506 m/sec, 90708074 t fired, .
[[35mlola[0m][.] 80 EF STEQ 654/1146 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 654/2942 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 654/2942 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 200/240 120/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 19907139 m, 100212 m/sec, 92971770 t fired, .
[[35mlola[0m][.] 80 EF STEQ 659/1141 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 659/2937 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 659/2937 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 205/240 123/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 20370411 m, 92654 m/sec, 95199314 t fired, .
[[35mlola[0m][.] 80 EF STEQ 664/1136 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 664/2932 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 664/2932 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 210/240 125/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 20846145 m, 95146 m/sec, 97482062 t fired, .
[[35mlola[0m][.] 80 EF STEQ 669/1131 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 669/2927 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 669/2927 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 215/240 128/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 21329184 m, 96607 m/sec, 99843234 t fired, .
[[35mlola[0m][.] 80 EF STEQ 674/1126 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 674/2922 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 674/2922 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 220/240 131/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 21817593 m, 97681 m/sec, 102174166 t fired, .
[[35mlola[0m][.] 80 EF STEQ 679/1121 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 679/2917 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 679/2917 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 225/240 134/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 22300045 m, 96490 m/sec, 104564213 t fired, .
[[35mlola[0m][.] 80 EF STEQ 684/1116 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 684/2912 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 684/2912 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 230/240 137/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 22759810 m, 91953 m/sec, 106872607 t fired, .
[[35mlola[0m][.] 80 EF STEQ 689/1111 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 689/2907 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 689/2907 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 235/240 140/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 23191349 m, 86307 m/sec, 109024086 t fired, .
[[35mlola[0m][.] 80 EF STEQ 694/1106 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 694/2902 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 694/2902 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 240/240 142/2000 ShieldPPPs-PT-020A-CTLFireability-2023-12 23662397 m, 94209 m/sec, 111381833 t fired, .
[[35mlola[0m][.] 80 EF STEQ 699/1101 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 699/2897 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 699/2897 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 49 (type EXCL) for ShieldPPPs-PT-020A-CTLFireability-2023-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 EF STEQ 704/1096 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 704/2892 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 704/2892 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 ShieldPPPs-PT-020A-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for ShieldPPPs-PT-020A-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5841
[[35mlola[0m][I] fired transitions : 5841
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 ShieldPPPs-PT-020A-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 262 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 CTL EXCL 5/262 5/2000 ShieldPPPs-PT-020A-CTLFireability-2024-08 779984 m, 155996 m/sec, 2382856 t fired, .
[[35mlola[0m][.] 80 EF STEQ 709/1091 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 709/2887 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 709/2887 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for ShieldPPPs-PT-020A-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1190961
[[35mlola[0m][I] fired transitions : 3760230
[[35mlola[0m][I] time used : 8
[[35mlola[0m][I] memory pages used : 7
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 ShieldPPPs-PT-020A-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 287 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 2/287 2/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 216525 m, 43305 m/sec, 1198386 t fired, .
[[35mlola[0m][.] 80 EF STEQ 714/1083 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 714/2879 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 714/2879 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 7/287 5/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 605522 m, 77799 m/sec, 3838553 t fired, .
[[35mlola[0m][.] 80 EF STEQ 719/1081 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 719/2877 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 719/2877 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 12/287 7/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 965967 m, 72089 m/sec, 6408027 t fired, .
[[35mlola[0m][.] 80 EF STEQ 724/1076 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 724/2872 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 724/2872 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 17/287 10/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 1295867 m, 65980 m/sec, 8951389 t fired, .
[[35mlola[0m][.] 80 EF STEQ 729/1071 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 729/2867 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 729/2867 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 22/287 12/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 1639890 m, 68804 m/sec, 11493436 t fired, .
[[35mlola[0m][.] 80 EF STEQ 734/1066 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 734/2862 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 734/2862 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 27/287 15/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 1969821 m, 65986 m/sec, 14031711 t fired, .
[[35mlola[0m][.] 80 EF STEQ 739/1061 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 739/2857 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 739/2857 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 32/287 17/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 2301580 m, 66351 m/sec, 16689721 t fired, .
[[35mlola[0m][.] 80 EF STEQ 744/1056 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 744/2852 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 744/2852 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 37/287 19/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 2613407 m, 62365 m/sec, 19339399 t fired, .
[[35mlola[0m][.] 80 EF STEQ 749/1051 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 749/2847 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 749/2847 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 42/287 22/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 2930832 m, 63485 m/sec, 21928853 t fired, .
[[35mlola[0m][.] 80 EF STEQ 754/1046 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 754/2842 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 754/2842 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 47/287 24/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 3260740 m, 65981 m/sec, 24371200 t fired, .
[[35mlola[0m][.] 80 EF STEQ 759/1041 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 759/2837 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 759/2837 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 52/287 26/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 3560347 m, 59921 m/sec, 26795217 t fired, .
[[35mlola[0m][.] 80 EF STEQ 764/1036 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 764/2832 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 764/2832 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 57/287 28/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 3861279 m, 60186 m/sec, 29267853 t fired, .
[[35mlola[0m][.] 80 EF STEQ 769/1031 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 769/2827 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 769/2827 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 62/287 30/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 4144606 m, 56665 m/sec, 31749818 t fired, .
[[35mlola[0m][.] 80 EF STEQ 774/1026 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 774/2822 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 774/2822 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 67/287 32/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 4447506 m, 60580 m/sec, 34201234 t fired, .
[[35mlola[0m][.] 80 EF STEQ 779/1021 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 779/2817 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 779/2817 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 72/287 34/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 4725936 m, 55686 m/sec, 36600375 t fired, .
[[35mlola[0m][.] 80 EF STEQ 784/1016 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 784/2812 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 784/2812 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 77/287 36/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 4998263 m, 54465 m/sec, 39018631 t fired, .
[[35mlola[0m][.] 80 EF STEQ 789/1011 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 789/2807 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 789/2807 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 82/287 38/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 5267907 m, 53928 m/sec, 41496537 t fired, .
[[35mlola[0m][.] 80 EF STEQ 794/1006 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 794/2802 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 794/2802 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 87/287 40/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 5524586 m, 51335 m/sec, 43978377 t fired, .
[[35mlola[0m][.] 80 EF STEQ 799/1001 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 799/2797 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 799/2797 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 92/287 42/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 5845349 m, 64152 m/sec, 46440113 t fired, .
[[35mlola[0m][.] 80 EF STEQ 804/996 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 804/2792 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 804/2792 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 97/287 44/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 6152592 m, 61448 m/sec, 48801967 t fired, .
[[35mlola[0m][.] 80 EF STEQ 809/991 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 809/2787 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 809/2787 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 102/287 46/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 6436227 m, 56727 m/sec, 51070324 t fired, .
[[35mlola[0m][.] 80 EF STEQ 814/986 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 814/2782 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 814/2782 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 107/287 48/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 6736731 m, 60100 m/sec, 53576146 t fired, .
[[35mlola[0m][.] 80 EF STEQ 819/981 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 819/2777 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 819/2777 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 112/287 50/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 6989003 m, 50454 m/sec, 55905413 t fired, .
[[35mlola[0m][.] 80 EF STEQ 824/976 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 824/2772 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 824/2772 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 117/287 52/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 7300662 m, 62331 m/sec, 58353832 t fired, .
[[35mlola[0m][.] 80 EF STEQ 829/971 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 829/2767 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 829/2767 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 122/287 54/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 7580003 m, 55868 m/sec, 60765367 t fired, .
[[35mlola[0m][.] 80 EF STEQ 834/966 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 834/2762 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 834/2762 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 127/287 56/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 7836529 m, 51305 m/sec, 63053149 t fired, .
[[35mlola[0m][.] 80 EF STEQ 839/961 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 839/2757 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 839/2757 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 132/287 58/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 8100292 m, 52752 m/sec, 65484091 t fired, .
[[35mlola[0m][.] 80 EF STEQ 844/956 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 844/2752 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 844/2752 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 137/287 59/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 8326564 m, 45254 m/sec, 67705072 t fired, .
[[35mlola[0m][.] 80 EF STEQ 849/951 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 849/2747 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 849/2747 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 142/287 61/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 8627517 m, 60190 m/sec, 70206414 t fired, .
[[35mlola[0m][.] 80 EF STEQ 854/946 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 854/2742 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 854/2742 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 147/287 63/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 8905360 m, 55568 m/sec, 72596080 t fired, .
[[35mlola[0m][.] 80 EF STEQ 859/941 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 859/2737 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 859/2737 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 152/287 65/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 9168961 m, 52720 m/sec, 74954528 t fired, .
[[35mlola[0m][.] 80 EF STEQ 864/936 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 864/2732 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 864/2732 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 157/287 67/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 9416629 m, 49533 m/sec, 77205547 t fired, .
[[35mlola[0m][.] 80 EF STEQ 869/931 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 869/2727 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 869/2727 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 162/287 69/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 9677392 m, 52152 m/sec, 79686776 t fired, .
[[35mlola[0m][.] 80 EF STEQ 874/926 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 874/2722 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 874/2722 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 167/287 70/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 9938137 m, 52149 m/sec, 82109523 t fired, .
[[35mlola[0m][.] 80 EF STEQ 879/921 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 879/2717 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 879/2717 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 172/287 72/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 10195070 m, 51386 m/sec, 84480193 t fired, .
[[35mlola[0m][.] 80 EF STEQ 884/916 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 884/2712 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 884/2712 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 177/287 74/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 10453711 m, 51728 m/sec, 87046002 t fired, .
[[35mlola[0m][.] 80 EF STEQ 889/911 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 889/2707 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 889/2707 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 182/287 76/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 10706237 m, 50505 m/sec, 89476462 t fired, .
[[35mlola[0m][.] 80 EF STEQ 894/906 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 894/2702 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 894/2702 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 187/287 77/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 10925343 m, 43821 m/sec, 91727540 t fired, .
[[35mlola[0m][.] 80 EF STEQ 899/901 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 899/2697 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 899/2697 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 80 (type EQUN) for ShieldPPPs-PT-020A-CTLFireability-2024-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 1 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 192/287 79/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 11134958 m, 41923 m/sec, 93998445 t fired, .
[[35mlola[0m][.] 84 EF STEQ 904/2692 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 904/2692 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 90 (type EQUN) for 21 ShieldPPPs-PT-020A-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 90 (type EQUN) for ShieldPPPs-PT-020A-CTLFireability-2024-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 ShieldPPPs-PT-020A-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 2687 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 1 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 197/287 80/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 11366703 m, 46349 m/sec, 95792177 t fired, .
[[35mlola[0m][.] 34 CTL EXCL 5/2687 5/5 ShieldPPPs-PT-020A-CTLFireability-2024-07 587966 m, -4921655 m/sec, 1764816 t fired, .
[[35mlola[0m][.] 84 EF STEQ 909/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 909/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 34 (type EXCL) for ShieldPPPs-PT-020A-CTLFireability-2024-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 1 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 202/287 82/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 11657494 m, 58158 m/sec, 97961358 t fired, .
[[35mlola[0m][.] 84 EF STEQ 914/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 914/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 ShieldPPPs-PT-020A-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 2677 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 1 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 207/287 84/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 11853499 m, 39201 m/sec, 99585129 t fired, .
[[35mlola[0m][.] 49 CTL EXCL 5/2677 4/5 ShieldPPPs-PT-020A-CTLFireability-2023-12 520268 m, -4628425 m/sec, 2095433 t fired, .
[[35mlola[0m][.] 84 EF STEQ 919/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 919/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 49 (type EXCL) for ShieldPPPs-PT-020A-CTLFireability-2023-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 1 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 212/287 85/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 12113629 m, 52026 m/sec, 101613657 t fired, .
[[35mlola[0m][.] 84 EF STEQ 924/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 924/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 ShieldPPPs-PT-020A-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 2667 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 1 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 217/287 87/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 12339749 m, 45224 m/sec, 103525092 t fired, .
[[35mlola[0m][.] 52 CTL EXCL 5/2667 5/5 ShieldPPPs-PT-020A-CTLFireability-2023-13 737044 m, -6962946 m/sec, 1875871 t fired, .
[[35mlola[0m][.] 84 EF STEQ 929/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 929/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 52 (type EXCL) for ShieldPPPs-PT-020A-CTLFireability-2023-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 1 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 222/287 88/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 12562135 m, 44477 m/sec, 105574917 t fired, .
[[35mlola[0m][.] 84 EF STEQ 934/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 934/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 24 ShieldPPPs-PT-020A-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 2657 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 227/287 90/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 12814737 m, 50520 m/sec, 107546149 t fired, .
[[35mlola[0m][.] 80 EF STEQ 5/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 939/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 939/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 232/287 92/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 13012787 m, 39610 m/sec, 109228425 t fired, .
[[35mlola[0m][.] 80 EF STEQ 10/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 944/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 944/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 237/287 93/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 13219886 m, 41419 m/sec, 111082382 t fired, .
[[35mlola[0m][.] 80 EF STEQ 15/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 949/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 949/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 242/287 94/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 13421199 m, 40262 m/sec, 112849257 t fired, .
[[35mlola[0m][.] 80 EF STEQ 20/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 954/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 954/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 247/287 96/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 13611250 m, 38010 m/sec, 114615974 t fired, .
[[35mlola[0m][.] 80 EF STEQ 25/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 959/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 959/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 252/287 97/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 13800134 m, 37776 m/sec, 116406515 t fired, .
[[35mlola[0m][.] 80 EF STEQ 30/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 964/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 964/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 257/287 98/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 13973151 m, 34603 m/sec, 118179567 t fired, .
[[35mlola[0m][.] 80 EF STEQ 35/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 969/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 969/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 262/287 100/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 14223388 m, 50047 m/sec, 120103257 t fired, .
[[35mlola[0m][.] 80 EF STEQ 40/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 974/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 974/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 267/287 101/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 14442927 m, 43907 m/sec, 121961857 t fired, .
[[35mlola[0m][.] 80 EF STEQ 45/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 979/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 979/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 272/287 103/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 14652248 m, 41864 m/sec, 123886358 t fired, .
[[35mlola[0m][.] 80 EF STEQ 50/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 984/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 984/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 277/287 104/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 14857354 m, 41021 m/sec, 125667865 t fired, .
[[35mlola[0m][.] 80 EF STEQ 55/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 989/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 989/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 282/287 106/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 15070407 m, 42610 m/sec, 127635742 t fired, .
[[35mlola[0m][.] 80 EF STEQ 60/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 994/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 994/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 CTL EXCL 287/287 107/2000 ShieldPPPs-PT-020A-CTLFireability-2024-06 15255858 m, 37090 m/sec, 129419500 t fired, .
[[35mlola[0m][.] 80 EF STEQ 65/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 999/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 999/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 31 (type EXCL) for ShieldPPPs-PT-020A-CTLFireability-2024-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 EF STEQ 70/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1004/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1004/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 ShieldPPPs-PT-020A-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 287 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for ShieldPPPs-PT-020A-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 313609
[[35mlola[0m][I] fired transitions : 345994
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ShieldPPPs-PT-020A-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 323 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 3/323 4/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 496693 m, 99338 m/sec, 1545786 t fired, .
[[35mlola[0m][.] 80 EF STEQ 75/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1009/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1009/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 8/323 8/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 1096967 m, 120054 m/sec, 3511462 t fired, .
[[35mlola[0m][.] 80 EF STEQ 80/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1014/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1014/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 13/323 12/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 1646446 m, 109895 m/sec, 5411869 t fired, .
[[35mlola[0m][.] 80 EF STEQ 85/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1019/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1019/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 18/323 15/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 2229589 m, 116628 m/sec, 7387592 t fired, .
[[35mlola[0m][.] 80 EF STEQ 90/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1024/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1024/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 23/323 19/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 2687060 m, 91494 m/sec, 9031511 t fired, .
[[35mlola[0m][.] 80 EF STEQ 95/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1029/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1029/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 28/323 22/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 3254593 m, 113506 m/sec, 10976769 t fired, .
[[35mlola[0m][.] 80 EF STEQ 100/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1034/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1034/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 33/323 26/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 3738637 m, 96808 m/sec, 12829124 t fired, .
[[35mlola[0m][.] 80 EF STEQ 105/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1039/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1039/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 38/323 29/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 4248514 m, 101975 m/sec, 14763515 t fired, .
[[35mlola[0m][.] 80 EF STEQ 110/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1044/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1044/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 43/323 32/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 4737517 m, 97800 m/sec, 16659401 t fired, .
[[35mlola[0m][.] 80 EF STEQ 115/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1049/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1049/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 48/323 36/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 5269173 m, 106331 m/sec, 18647272 t fired, .
[[35mlola[0m][.] 80 EF STEQ 120/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1054/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1054/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 53/323 39/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 5713865 m, 88938 m/sec, 20289669 t fired, .
[[35mlola[0m][.] 80 EF STEQ 125/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1059/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1059/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 58/323 42/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 6170973 m, 91421 m/sec, 22036408 t fired, .
[[35mlola[0m][.] 80 EF STEQ 130/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1064/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1064/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 63/323 45/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 6645531 m, 94911 m/sec, 23979101 t fired, .
[[35mlola[0m][.] 80 EF STEQ 135/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1069/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1069/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 68/323 49/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 7218034 m, 114500 m/sec, 25874380 t fired, .
[[35mlola[0m][.] 80 EF STEQ 140/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1074/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1074/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 73/323 52/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 7725624 m, 101518 m/sec, 27718135 t fired, .
[[35mlola[0m][.] 80 EF STEQ 145/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1079/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1079/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 78/323 56/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 8207598 m, 96394 m/sec, 29584019 t fired, .
[[35mlola[0m][.] 80 EF STEQ 150/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1084/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1084/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 83/323 59/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 8745704 m, 107621 m/sec, 31478854 t fired, .
[[35mlola[0m][.] 80 EF STEQ 155/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1089/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1089/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 88/323 62/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 9225431 m, 95945 m/sec, 33262018 t fired, .
[[35mlola[0m][.] 80 EF STEQ 160/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1094/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1094/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 93/323 67/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 9833913 m, 121696 m/sec, 35405877 t fired, .
[[35mlola[0m][.] 80 EF STEQ 165/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1099/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1099/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 98/323 70/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 10344050 m, 102027 m/sec, 37310990 t fired, .
[[35mlola[0m][.] 80 EF STEQ 170/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1104/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1104/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 103/323 73/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 10840095 m, 99209 m/sec, 39232861 t fired, .
[[35mlola[0m][.] 80 EF STEQ 175/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1109/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1109/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 108/323 76/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 11247386 m, 81458 m/sec, 40876852 t fired, .
[[35mlola[0m][.] 80 EF STEQ 180/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1114/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1114/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 113/323 79/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 11738092 m, 98141 m/sec, 42697626 t fired, .
[[35mlola[0m][.] 80 EF STEQ 185/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1119/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1119/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 118/323 84/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 12362647 m, 124911 m/sec, 44740128 t fired, .
[[35mlola[0m][.] 80 EF STEQ 190/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1124/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1124/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 123/323 87/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 12927741 m, 113018 m/sec, 46719346 t fired, .
[[35mlola[0m][.] 80 EF STEQ 195/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1129/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1129/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 128/323 92/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 13550883 m, 124628 m/sec, 48834568 t fired, .
[[35mlola[0m][.] 80 EF STEQ 200/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1134/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1134/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 133/323 95/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 14056852 m, 101193 m/sec, 50649248 t fired, .
[[35mlola[0m][.] 80 EF STEQ 205/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1139/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1139/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 138/323 98/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 14548639 m, 98357 m/sec, 52416257 t fired, .
[[35mlola[0m][.] 80 EF STEQ 210/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1144/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1144/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 143/323 101/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 15009927 m, 92257 m/sec, 54224425 t fired, .
[[35mlola[0m][.] 80 EF STEQ 215/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1149/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1149/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 148/323 105/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 15491697 m, 96354 m/sec, 56005313 t fired, .
[[35mlola[0m][.] 80 EF STEQ 220/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1154/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1154/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 153/323 108/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 15979698 m, 97600 m/sec, 57948461 t fired, .
[[35mlola[0m][.] 80 EF STEQ 225/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1159/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1159/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 158/323 112/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 16545712 m, 113202 m/sec, 59857174 t fired, .
[[35mlola[0m][.] 80 EF STEQ 230/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1164/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1164/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 163/323 115/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 17022793 m, 95416 m/sec, 61662914 t fired, .
[[35mlola[0m][.] 80 EF STEQ 235/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1169/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1169/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 168/323 118/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 17491731 m, 93787 m/sec, 63451189 t fired, .
[[35mlola[0m][.] 80 EF STEQ 240/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1174/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1174/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 173/323 121/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 17955093 m, 92672 m/sec, 65169834 t fired, .
[[35mlola[0m][.] 80 EF STEQ 245/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1179/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1179/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 178/323 125/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 18491838 m, 107349 m/sec, 67155610 t fired, .
[[35mlola[0m][.] 80 EF STEQ 250/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1184/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1184/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 183/323 128/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 19021711 m, 105974 m/sec, 69094714 t fired, .
[[35mlola[0m][.] 80 EF STEQ 255/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1189/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1189/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 188/323 131/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 19448332 m, 85324 m/sec, 70893205 t fired, .
[[35mlola[0m][.] 80 EF STEQ 260/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1194/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1194/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 193/323 134/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 19882986 m, 86930 m/sec, 72731734 t fired, .
[[35mlola[0m][.] 80 EF STEQ 265/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1199/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1199/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 198/323 137/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 20315429 m, 86488 m/sec, 74459073 t fired, .
[[35mlola[0m][.] 80 EF STEQ 270/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1204/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1204/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 203/323 140/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 20698551 m, 76624 m/sec, 76039594 t fired, .
[[35mlola[0m][.] 80 EF STEQ 275/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1209/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1209/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 208/323 142/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 21111694 m, 82628 m/sec, 77656095 t fired, .
[[35mlola[0m][.] 80 EF STEQ 280/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1214/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1214/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 213/323 145/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 21544979 m, 86657 m/sec, 79411140 t fired, .
[[35mlola[0m][.] 80 EF STEQ 285/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1219/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1219/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 218/323 148/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 21981117 m, 87227 m/sec, 81221710 t fired, .
[[35mlola[0m][.] 80 EF STEQ 290/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1224/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1224/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 223/323 152/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 22484538 m, 100684 m/sec, 83139167 t fired, .
[[35mlola[0m][.] 80 EF STEQ 295/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1229/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1229/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 228/323 154/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 22912869 m, 85666 m/sec, 84932891 t fired, .
[[35mlola[0m][.] 80 EF STEQ 300/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1234/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1234/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 233/323 157/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 23317937 m, 81013 m/sec, 86545913 t fired, .
[[35mlola[0m][.] 80 EF STEQ 305/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1239/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1239/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 238/323 160/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 23740353 m, 84483 m/sec, 88303028 t fired, .
[[35mlola[0m][.] 80 EF STEQ 310/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1244/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1244/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 243/323 163/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 24171805 m, 86290 m/sec, 90020076 t fired, .
[[35mlola[0m][.] 80 EF STEQ 315/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1249/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1249/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 248/323 166/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 24651223 m, 95883 m/sec, 91865144 t fired, .
[[35mlola[0m][.] 80 EF STEQ 320/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1254/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1254/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 253/323 169/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 25059098 m, 81575 m/sec, 93642361 t fired, .
[[35mlola[0m][.] 80 EF STEQ 325/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1259/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1259/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 258/323 171/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 25437073 m, 75595 m/sec, 95321369 t fired, .
[[35mlola[0m][.] 80 EF STEQ 330/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1264/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1264/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 263/323 174/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 25887376 m, 90060 m/sec, 97248334 t fired, .
[[35mlola[0m][.] 80 EF STEQ 335/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1269/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1269/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 268/323 178/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 26408092 m, 104143 m/sec, 99080714 t fired, .
[[35mlola[0m][.] 80 EF STEQ 340/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1274/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1274/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 273/323 181/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 26902053 m, 98792 m/sec, 100860588 t fired, .
[[35mlola[0m][.] 80 EF STEQ 345/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1279/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1279/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 278/323 184/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 27354015 m, 90392 m/sec, 102820936 t fired, .
[[35mlola[0m][.] 80 EF STEQ 350/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1284/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1284/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 283/323 188/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 27902900 m, 109777 m/sec, 104746194 t fired, .
[[35mlola[0m][.] 80 EF STEQ 355/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1289/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1289/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 288/323 191/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 28338916 m, 87203 m/sec, 106514015 t fired, .
[[35mlola[0m][.] 80 EF STEQ 360/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1294/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1294/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 293/323 194/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 28780890 m, 88394 m/sec, 108218820 t fired, .
[[35mlola[0m][.] 80 EF STEQ 365/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1299/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1299/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 298/323 197/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 29265997 m, 97021 m/sec, 110169584 t fired, .
[[35mlola[0m][.] 80 EF STEQ 370/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1304/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1304/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 303/323 200/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 29743260 m, 95452 m/sec, 111936584 t fired, .
[[35mlola[0m][.] 80 EF STEQ 375/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1309/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1309/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 308/323 203/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 30190466 m, 89441 m/sec, 113733256 t fired, .
[[35mlola[0m][.] 80 EF STEQ 380/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1314/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1314/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 313/323 206/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 30668939 m, 95694 m/sec, 115517871 t fired, .
[[35mlola[0m][.] 80 EF STEQ 385/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1319/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1319/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 318/323 209/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 31102143 m, 86640 m/sec, 117245118 t fired, .
[[35mlola[0m][.] 80 EF STEQ 390/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1324/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1324/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 323/323 212/2000 ShieldPPPs-PT-020A-CTLFireability-2024-01 31536077 m, 86786 m/sec, 118968496 t fired, .
[[35mlola[0m][.] 80 EF STEQ 395/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1329/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1329/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for ShieldPPPs-PT-020A-CTLFireability-2024-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 80 EF STEQ 400/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1334/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1334/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 77 (type EXCL) for 24 ShieldPPPs-PT-020A-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 322 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 5/322 7/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 843522 m, 168704 m/sec, 1592959 t fired, .
[[35mlola[0m][.] 80 EF STEQ 405/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1339/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1339/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 10/322 13/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 1655781 m, 162451 m/sec, 3186300 t fired, .
[[35mlola[0m][.] 80 EF STEQ 410/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1344/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1344/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 15/322 20/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 2500885 m, 169020 m/sec, 4843936 t fired, .
[[35mlola[0m][.] 80 EF STEQ 415/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1349/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1349/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 20/322 27/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 3418154 m, 183453 m/sec, 6474377 t fired, .
[[35mlola[0m][.] 80 EF STEQ 420/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1354/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1354/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 25/322 33/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 4239977 m, 164364 m/sec, 8057309 t fired, .
[[35mlola[0m][.] 80 EF STEQ 425/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1359/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1359/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 30/322 39/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 5070725 m, 166149 m/sec, 9613068 t fired, .
[[35mlola[0m][.] 80 EF STEQ 430/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1364/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1364/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 35/322 46/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 5961176 m, 178090 m/sec, 11214296 t fired, .
[[35mlola[0m][.] 80 EF STEQ 435/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1369/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1369/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 40/322 52/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 6762246 m, 160214 m/sec, 12645669 t fired, .
[[35mlola[0m][.] 80 EF STEQ 440/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1374/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1374/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 45/322 58/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 7552312 m, 158013 m/sec, 14031312 t fired, .
[[35mlola[0m][.] 80 EF STEQ 445/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1379/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1379/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 50/322 64/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 8364276 m, 162392 m/sec, 15527281 t fired, .
[[35mlola[0m][.] 80 EF STEQ 450/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1384/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1384/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 55/322 70/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 9181420 m, 163428 m/sec, 17023121 t fired, .
[[35mlola[0m][.] 80 EF STEQ 455/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1389/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1389/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 60/322 76/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 9886398 m, 140995 m/sec, 18397837 t fired, .
[[35mlola[0m][.] 80 EF STEQ 460/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1394/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1394/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 65/322 82/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 10679890 m, 158698 m/sec, 19832773 t fired, .
[[35mlola[0m][.] 80 EF STEQ 465/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1399/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1399/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 70/322 87/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 11415308 m, 147083 m/sec, 21171817 t fired, .
[[35mlola[0m][.] 80 EF STEQ 470/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1404/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1404/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 75/322 94/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 12232114 m, 163361 m/sec, 22663902 t fired, .
[[35mlola[0m][.] 80 EF STEQ 475/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1409/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1409/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 80/322 100/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 13047628 m, 163102 m/sec, 24108521 t fired, .
[[35mlola[0m][.] 80 EF STEQ 480/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1414/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1414/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 85/322 105/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 13758155 m, 142105 m/sec, 25392831 t fired, .
[[35mlola[0m][.] 80 EF STEQ 485/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1419/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1419/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 90/322 111/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 14531827 m, 154734 m/sec, 26804198 t fired, .
[[35mlola[0m][.] 80 EF STEQ 490/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1424/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1424/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 95/322 117/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 15278158 m, 149266 m/sec, 28175224 t fired, .
[[35mlola[0m][.] 80 EF STEQ 495/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1429/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1429/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 100/322 123/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 16150080 m, 174384 m/sec, 29718925 t fired, .
[[35mlola[0m][.] 80 EF STEQ 500/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1434/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1434/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 105/322 130/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 16950693 m, 160122 m/sec, 31126826 t fired, .
[[35mlola[0m][.] 80 EF STEQ 505/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1439/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1439/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 110/322 136/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 17767361 m, 163333 m/sec, 32565277 t fired, .
[[35mlola[0m][.] 80 EF STEQ 510/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1444/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1444/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 115/322 142/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 18605709 m, 167669 m/sec, 34053893 t fired, .
[[35mlola[0m][.] 80 EF STEQ 515/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1449/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1449/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 120/322 148/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 19445323 m, 167922 m/sec, 35527315 t fired, .
[[35mlola[0m][.] 80 EF STEQ 520/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1454/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1454/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 125/322 155/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 20338504 m, 178636 m/sec, 37086704 t fired, .
[[35mlola[0m][.] 80 EF STEQ 525/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1459/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1459/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 130/322 161/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 21161720 m, 164643 m/sec, 38594742 t fired, .
[[35mlola[0m][.] 80 EF STEQ 530/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1464/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1464/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 135/322 167/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 21935557 m, 154767 m/sec, 40082528 t fired, .
[[35mlola[0m][.] 80 EF STEQ 535/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1469/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1469/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 140/322 173/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 22680315 m, 148951 m/sec, 41507759 t fired, .
[[35mlola[0m][.] 80 EF STEQ 540/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1474/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1474/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 145/322 180/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 23531710 m, 170279 m/sec, 43069748 t fired, .
[[35mlola[0m][.] 80 EF STEQ 545/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1479/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1479/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 150/322 186/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 24375167 m, 168691 m/sec, 44715792 t fired, .
[[35mlola[0m][.] 80 EF STEQ 550/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1484/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1484/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 155/322 192/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 25116024 m, 148171 m/sec, 46000373 t fired, .
[[35mlola[0m][.] 80 EF STEQ 555/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1489/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1489/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 160/322 197/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 25884337 m, 153662 m/sec, 47421327 t fired, .
[[35mlola[0m][.] 80 EF STEQ 560/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1494/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1494/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 165/322 203/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 26644552 m, 152043 m/sec, 48817117 t fired, .
[[35mlola[0m][.] 80 EF STEQ 565/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1499/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1499/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 170/322 209/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 27343389 m, 139767 m/sec, 50097418 t fired, .
[[35mlola[0m][.] 80 EF STEQ 570/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1504/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1504/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 175/322 214/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 28059147 m, 143151 m/sec, 51405217 t fired, .
[[35mlola[0m][.] 80 EF STEQ 575/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1509/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1509/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 180/322 219/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 28746936 m, 137557 m/sec, 52651538 t fired, .
[[35mlola[0m][.] 80 EF STEQ 580/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1514/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1514/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 185/322 226/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 29576474 m, 165907 m/sec, 54150271 t fired, .
[[35mlola[0m][.] 80 EF STEQ 585/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1519/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1519/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 190/322 232/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 30385751 m, 161855 m/sec, 55559007 t fired, .
[[35mlola[0m][.] 80 EF STEQ 590/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1524/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1524/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 195/322 237/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 31109310 m, 144711 m/sec, 56883830 t fired, .
[[35mlola[0m][.] 80 EF STEQ 595/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1529/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1529/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 200/322 243/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 31854992 m, 149136 m/sec, 58249946 t fired, .
[[35mlola[0m][.] 80 EF STEQ 600/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1534/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1534/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 205/322 249/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 32668236 m, 162648 m/sec, 59683660 t fired, .
[[35mlola[0m][.] 80 EF STEQ 605/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1539/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1539/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 210/322 255/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 33442678 m, 154888 m/sec, 60938414 t fired, .
[[35mlola[0m][.] 80 EF STEQ 610/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1544/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1544/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 215/322 261/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 34207503 m, 152965 m/sec, 62214647 t fired, .
[[35mlola[0m][.] 80 EF STEQ 615/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1549/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1549/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 220/322 266/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 34926838 m, 143867 m/sec, 63448300 t fired, .
[[35mlola[0m][.] 80 EF STEQ 620/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1554/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1554/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 225/322 272/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 35742000 m, 163032 m/sec, 64873783 t fired, .
[[35mlola[0m][.] 80 EF STEQ 625/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1559/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1559/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 230/322 278/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 36555963 m, 162792 m/sec, 66248073 t fired, .
[[35mlola[0m][.] 80 EF STEQ 630/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1564/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1564/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 235/322 285/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 37441894 m, 177186 m/sec, 67748794 t fired, .
[[35mlola[0m][.] 80 EF STEQ 635/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1569/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1569/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 240/322 292/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 38404336 m, 192488 m/sec, 69408462 t fired, .
[[35mlola[0m][.] 80 EF STEQ 640/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1574/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1574/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 245/322 298/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 39184772 m, 156087 m/sec, 70777489 t fired, .
[[35mlola[0m][.] 80 EF STEQ 645/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1579/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1579/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 250/322 304/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 39900997 m, 143245 m/sec, 72090516 t fired, .
[[35mlola[0m][.] 80 EF STEQ 650/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1584/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1584/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 255/322 310/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 40677282 m, 155257 m/sec, 73483786 t fired, .
[[35mlola[0m][.] 80 EF STEQ 655/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1589/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1589/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 260/322 317/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 41593450 m, 183233 m/sec, 75048388 t fired, .
[[35mlola[0m][.] 80 EF STEQ 660/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1594/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1594/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 265/322 322/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 42346369 m, 150583 m/sec, 76374061 t fired, .
[[35mlola[0m][.] 80 EF STEQ 665/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1599/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1599/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 270/322 328/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 43056002 m, 141926 m/sec, 77674839 t fired, .
[[35mlola[0m][.] 80 EF STEQ 670/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1604/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1604/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-020A-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-020A-CTLFireability-2023-14: CONJ false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-02: DISJ 0 1 0 0 6 0 0 7
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-03: EFEG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-04: EFEG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-020A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 77 EFEG EXCL 275/322 334/2000 ShieldPPPs-PT-020A-CTLFireability-2024-04 43859281 m, 160655 m/sec, 79116861 t fired, .
[[35mlola[0m][.] 80 EF STEQ 675/2657 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 1609/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 88 EF STEQ 1609/3591 0/5 ShieldPPPs-PT-020A-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldPPPs-PT-020A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldPPPs-PT-020A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683763400450"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldPPPs-PT-020A.tgz
mv ShieldPPPs-PT-020A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;