About the Execution of LoLA for ShieldPPPs-PT-010A
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16206.756 | 683212.00 | 1804454.00 | 3702.70 | ?F???????????TT? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683763400434.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldPPPs-PT-010A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683763400434
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 496K
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 73K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.0K May 19 07:16 LTLCardinality.txt
-rw-r--r-- 1 mcc users 20K May 19 16:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 19:08 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.7K Apr 13 11:15 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 62K Apr 13 11:15 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Apr 13 11:10 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 104K Apr 13 11:10 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 88K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldPPPs-PT-010A-CTLFireability-2024-00
FORMULA_NAME ShieldPPPs-PT-010A-CTLFireability-2024-01
FORMULA_NAME ShieldPPPs-PT-010A-CTLFireability-2024-02
FORMULA_NAME ShieldPPPs-PT-010A-CTLFireability-2024-03
FORMULA_NAME ShieldPPPs-PT-010A-CTLFireability-2024-04
FORMULA_NAME ShieldPPPs-PT-010A-CTLFireability-2024-05
FORMULA_NAME ShieldPPPs-PT-010A-CTLFireability-2024-06
FORMULA_NAME ShieldPPPs-PT-010A-CTLFireability-2024-07
FORMULA_NAME ShieldPPPs-PT-010A-CTLFireability-2024-08
FORMULA_NAME ShieldPPPs-PT-010A-CTLFireability-2024-09
FORMULA_NAME ShieldPPPs-PT-010A-CTLFireability-2024-10
FORMULA_NAME ShieldPPPs-PT-010A-CTLFireability-2024-11
FORMULA_NAME ShieldPPPs-PT-010A-CTLFireability-2023-12
FORMULA_NAME ShieldPPPs-PT-010A-CTLFireability-2023-13
FORMULA_NAME ShieldPPPs-PT-010A-CTLFireability-2023-14
FORMULA_NAME ShieldPPPs-PT-010A-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717127818224
FORMULA ShieldPPPs-PT-010A-CTLFireability-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-010A-CTLFireability-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPs-PT-010A-CTLFireability-2023-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717128501436
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ShieldPPPs-PT-010A-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ShieldPPPs-PT-010A-CTLFireability-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4342
[[35mlola[0m][I] fired transitions : 6988
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 13 ShieldPPPs-PT-010A-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 32 ShieldPPPs-PT-010A-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 5/199 9/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 1697103 m, 339420 m/sec, 4750293 t fired, .
[[35mlola[0m][.] 63 EF STEQ 4/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 10/199 16/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 3091138 m, 278807 m/sec, 9235949 t fired, .
[[35mlola[0m][.] 63 EF STEQ 9/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 15/199 23/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 4547888 m, 291350 m/sec, 13749438 t fired, .
[[35mlola[0m][.] 63 EF STEQ 14/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 20/199 31/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 6129031 m, 316228 m/sec, 18641803 t fired, .
[[35mlola[0m][.] 63 EF STEQ 19/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 25/199 38/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 7616037 m, 297401 m/sec, 23057212 t fired, .
[[35mlola[0m][.] 63 EF STEQ 24/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 30/199 46/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 9131478 m, 303088 m/sec, 27751116 t fired, .
[[35mlola[0m][.] 63 EF STEQ 29/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 35/199 53/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 10616048 m, 296914 m/sec, 32510994 t fired, .
[[35mlola[0m][.] 63 EF STEQ 34/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 40/199 60/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 12053663 m, 287523 m/sec, 37207393 t fired, .
[[35mlola[0m][.] 63 EF STEQ 39/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 45/199 67/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 13561599 m, 301587 m/sec, 41898982 t fired, .
[[35mlola[0m][.] 63 EF STEQ 44/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 50/199 74/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 14974504 m, 282581 m/sec, 46568545 t fired, .
[[35mlola[0m][.] 63 EF STEQ 49/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 55/199 82/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 16437129 m, 292525 m/sec, 51200357 t fired, .
[[35mlola[0m][.] 63 EF STEQ 54/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 60/199 89/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 17820309 m, 276636 m/sec, 55901434 t fired, .
[[35mlola[0m][.] 63 EF STEQ 59/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 65/199 96/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 19291052 m, 294148 m/sec, 60659047 t fired, .
[[35mlola[0m][.] 63 EF STEQ 64/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 70/199 103/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 20736447 m, 289079 m/sec, 65401735 t fired, .
[[35mlola[0m][.] 63 EF STEQ 69/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 75/199 109/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 21997920 m, 252294 m/sec, 70116533 t fired, .
[[35mlola[0m][.] 63 EF STEQ 74/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 80/199 115/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 23279982 m, 256412 m/sec, 74774662 t fired, .
[[35mlola[0m][.] 63 EF STEQ 79/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 85/199 121/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 24776991 m, 299401 m/sec, 79488107 t fired, .
[[35mlola[0m][.] 63 EF STEQ 84/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 90/199 128/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 26291033 m, 302808 m/sec, 84019097 t fired, .
[[35mlola[0m][.] 63 EF STEQ 89/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 95/199 133/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 27588831 m, 259559 m/sec, 88569509 t fired, .
[[35mlola[0m][.] 63 EF STEQ 94/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 100/199 138/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 28764058 m, 235045 m/sec, 93060491 t fired, .
[[35mlola[0m][.] 63 EF STEQ 99/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 105/199 144/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 30091757 m, 265539 m/sec, 97449629 t fired, .
[[35mlola[0m][.] 63 EF STEQ 104/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 110/199 149/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 31335512 m, 248751 m/sec, 101850184 t fired, .
[[35mlola[0m][.] 63 EF STEQ 109/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 115/199 154/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 32627305 m, 258358 m/sec, 106418927 t fired, .
[[35mlola[0m][.] 63 EF STEQ 114/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 120/199 159/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 33834345 m, 241408 m/sec, 110929254 t fired, .
[[35mlola[0m][.] 63 EF STEQ 119/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 125/199 166/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 35347303 m, 302591 m/sec, 115458775 t fired, .
[[35mlola[0m][.] 63 EF STEQ 124/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 130/199 172/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 36848354 m, 300210 m/sec, 119909205 t fired, .
[[35mlola[0m][.] 63 EF STEQ 129/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 135/199 178/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 38240081 m, 278345 m/sec, 124332922 t fired, .
[[35mlola[0m][.] 63 EF STEQ 134/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 140/199 184/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 39599902 m, 271964 m/sec, 128674597 t fired, .
[[35mlola[0m][.] 63 EF STEQ 139/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 145/199 189/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 40886454 m, 257310 m/sec, 133035379 t fired, .
[[35mlola[0m][.] 63 EF STEQ 144/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 150/199 194/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 42165476 m, 255804 m/sec, 137551619 t fired, .
[[35mlola[0m][.] 63 EF STEQ 149/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 155/199 200/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 43412904 m, 249485 m/sec, 142032142 t fired, .
[[35mlola[0m][.] 63 EF STEQ 154/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 160/199 204/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 44554911 m, 228401 m/sec, 146457067 t fired, .
[[35mlola[0m][.] 63 EF STEQ 159/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 165/199 210/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 45754214 m, 239860 m/sec, 150987043 t fired, .
[[35mlola[0m][.] 63 EF STEQ 164/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 170/199 214/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 46910136 m, 231184 m/sec, 155483081 t fired, .
[[35mlola[0m][.] 63 EF STEQ 169/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 175/199 219/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 48051125 m, 228197 m/sec, 159839724 t fired, .
[[35mlola[0m][.] 63 EF STEQ 174/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 180/199 224/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 49196543 m, 229083 m/sec, 163894858 t fired, .
[[35mlola[0m][.] 63 EF STEQ 179/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 185/199 230/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 50582830 m, 277257 m/sec, 168091144 t fired, .
[[35mlola[0m][.] 63 EF STEQ 184/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 190/199 235/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 51859662 m, 255366 m/sec, 172296082 t fired, .
[[35mlola[0m][.] 63 EF STEQ 189/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 195/199 241/2000 ShieldPPPs-PT-010A-CTLFireability-2024-03 53202503 m, 268568 m/sec, 176543903 t fired, .
[[35mlola[0m][.] 63 EF STEQ 194/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 18 (type EXCL) for ShieldPPPs-PT-010A-CTLFireability-2024-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EF STEQ 199/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 ShieldPPPs-PT-010A-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 13 ShieldPPPs-PT-010A-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 3399 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 5/3399 5/5 ShieldPPPs-PT-010A-CTLFireability-2024-03 863960 m, -10467708 m/sec, 2364556 t fired, .
[[35mlola[0m][.] 58 CTL EXCL 5/199 4/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 723680 m, 144736 m/sec, 2311934 t fired, .
[[35mlola[0m][.] 63 EF STEQ 204/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 18 (type EXCL) for ShieldPPPs-PT-010A-CTLFireability-2024-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 10/188 8/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 1544048 m, 164073 m/sec, 5093553 t fired, .
[[35mlola[0m][.] 63 EF STEQ 209/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 15/199 11/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 2202719 m, 131734 m/sec, 7334420 t fired, .
[[35mlola[0m][.] 63 EF STEQ 214/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 20/199 14/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 2949842 m, 149424 m/sec, 9775013 t fired, .
[[35mlola[0m][.] 63 EF STEQ 219/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 25/199 16/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 3510209 m, 112073 m/sec, 11689418 t fired, .
[[35mlola[0m][.] 63 EF STEQ 224/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 30/199 19/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 4075455 m, 113049 m/sec, 13587304 t fired, .
[[35mlola[0m][.] 63 EF STEQ 229/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 35/199 21/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 4670733 m, 119055 m/sec, 15615051 t fired, .
[[35mlola[0m][.] 63 EF STEQ 234/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 40/199 24/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 5302177 m, 126288 m/sec, 17664597 t fired, .
[[35mlola[0m][.] 63 EF STEQ 239/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 45/199 27/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 5927100 m, 124984 m/sec, 19811900 t fired, .
[[35mlola[0m][.] 63 EF STEQ 244/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 50/199 30/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 6544662 m, 123512 m/sec, 21856306 t fired, .
[[35mlola[0m][.] 63 EF STEQ 249/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 55/199 32/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 7161779 m, 123423 m/sec, 23964562 t fired, .
[[35mlola[0m][.] 63 EF STEQ 254/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 60/199 35/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 7788116 m, 125267 m/sec, 26024852 t fired, .
[[35mlola[0m][.] 63 EF STEQ 259/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 65/199 38/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 8366808 m, 115738 m/sec, 27911425 t fired, .
[[35mlola[0m][.] 63 EF STEQ 264/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 70/199 41/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 8950913 m, 116821 m/sec, 29921886 t fired, .
[[35mlola[0m][.] 63 EF STEQ 269/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 75/199 43/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 9523066 m, 114430 m/sec, 31879560 t fired, .
[[35mlola[0m][.] 63 EF STEQ 274/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 80/199 46/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 10129979 m, 121382 m/sec, 33914035 t fired, .
[[35mlola[0m][.] 63 EF STEQ 279/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 85/199 50/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 11002979 m, 174600 m/sec, 36794293 t fired, .
[[35mlola[0m][.] 63 EF STEQ 284/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 90/199 53/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 11647576 m, 128919 m/sec, 38957749 t fired, .
[[35mlola[0m][.] 63 EF STEQ 289/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 95/199 57/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 12408723 m, 152229 m/sec, 41535319 t fired, .
[[35mlola[0m][.] 63 EF STEQ 294/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 100/199 60/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 13172635 m, 152782 m/sec, 44033512 t fired, .
[[35mlola[0m][.] 63 EF STEQ 299/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 105/199 62/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 13714627 m, 108398 m/sec, 45888525 t fired, .
[[35mlola[0m][.] 63 EF STEQ 304/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 110/199 65/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 14261540 m, 109382 m/sec, 47726930 t fired, .
[[35mlola[0m][.] 63 EF STEQ 309/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 115/199 67/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 14831063 m, 113904 m/sec, 49666453 t fired, .
[[35mlola[0m][.] 63 EF STEQ 314/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 120/199 69/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 15427862 m, 119359 m/sec, 51638983 t fired, .
[[35mlola[0m][.] 63 EF STEQ 319/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 125/199 72/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 16057805 m, 125988 m/sec, 53695477 t fired, .
[[35mlola[0m][.] 63 EF STEQ 324/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 130/199 75/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 16731287 m, 134696 m/sec, 55995522 t fired, .
[[35mlola[0m][.] 63 EF STEQ 329/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 135/199 78/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 17339617 m, 121666 m/sec, 58095068 t fired, .
[[35mlola[0m][.] 63 EF STEQ 334/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 140/199 81/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 17955161 m, 123108 m/sec, 60122816 t fired, .
[[35mlola[0m][.] 63 EF STEQ 339/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 145/199 84/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 18654400 m, 139847 m/sec, 62420858 t fired, .
[[35mlola[0m][.] 63 EF STEQ 344/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 150/199 87/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 19289924 m, 127104 m/sec, 64568866 t fired, .
[[35mlola[0m][.] 63 EF STEQ 349/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 155/199 91/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 20097639 m, 161543 m/sec, 67302916 t fired, .
[[35mlola[0m][.] 63 EF STEQ 354/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 160/199 94/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 20713675 m, 123207 m/sec, 69297962 t fired, .
[[35mlola[0m][.] 63 EF STEQ 359/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 165/199 96/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 21238217 m, 104908 m/sec, 71098817 t fired, .
[[35mlola[0m][.] 63 EF STEQ 364/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 170/199 98/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 21777113 m, 107779 m/sec, 72896357 t fired, .
[[35mlola[0m][.] 63 EF STEQ 369/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 175/199 101/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 22402319 m, 125041 m/sec, 75083275 t fired, .
[[35mlola[0m][.] 63 EF STEQ 374/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 180/199 104/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 23177858 m, 155107 m/sec, 77577396 t fired, .
[[35mlola[0m][.] 63 EF STEQ 379/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 185/199 109/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 24130286 m, 190485 m/sec, 80865080 t fired, .
[[35mlola[0m][.] 63 EF STEQ 384/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 190/199 112/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 24832441 m, 140431 m/sec, 83169645 t fired, .
[[35mlola[0m][.] 63 EF STEQ 389/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 195/199 115/2000 ShieldPPPs-PT-010A-CTLFireability-2023-15 25465270 m, 126565 m/sec, 85303796 t fired, .
[[35mlola[0m][.] 63 EF STEQ 394/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 58 (type EXCL) for ShieldPPPs-PT-010A-CTLFireability-2023-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EF STEQ 399/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 ShieldPPPs-PT-010A-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 ShieldPPPs-PT-010A-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 3199 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 58 (type EXCL) for ShieldPPPs-PT-010A-CTLFireability-2023-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 5/199 4/2000 ShieldPPPs-PT-010A-CTLFireability-2023-14 805231 m, 161046 m/sec, 5266909 t fired, .
[[35mlola[0m][.] 63 EF STEQ 404/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 10/199 8/2000 ShieldPPPs-PT-010A-CTLFireability-2023-14 1488471 m, 136648 m/sec, 10445818 t fired, .
[[35mlola[0m][.] 63 EF STEQ 409/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 15/199 11/2000 ShieldPPPs-PT-010A-CTLFireability-2023-14 2145803 m, 131466 m/sec, 15481701 t fired, .
[[35mlola[0m][.] 63 EF STEQ 414/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 20/199 13/2000 ShieldPPPs-PT-010A-CTLFireability-2023-14 2740692 m, 118977 m/sec, 20494073 t fired, .
[[35mlola[0m][.] 63 EF STEQ 419/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 25/199 16/2000 ShieldPPPs-PT-010A-CTLFireability-2023-14 3450013 m, 141864 m/sec, 25321501 t fired, .
[[35mlola[0m][.] 63 EF STEQ 424/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 30/199 19/2000 ShieldPPPs-PT-010A-CTLFireability-2023-14 4094248 m, 128847 m/sec, 30087790 t fired, .
[[35mlola[0m][.] 63 EF STEQ 429/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for ShieldPPPs-PT-010A-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4204404
[[35mlola[0m][I] fired transitions : 30998418
[[35mlola[0m][I] time used : 31
[[35mlola[0m][I] memory pages used : 20
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 ShieldPPPs-PT-010A-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for ShieldPPPs-PT-010A-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1678
[[35mlola[0m][I] fired transitions : 1679
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 41 ShieldPPPs-PT-010A-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 226 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 4/226 6/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 1266529 m, 253305 m/sec, 3654618 t fired, .
[[35mlola[0m][.] 63 EF STEQ 434/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 9/226 11/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 2531621 m, 253018 m/sec, 8116814 t fired, .
[[35mlola[0m][.] 63 EF STEQ 439/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 14/226 17/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 3823468 m, 258369 m/sec, 12413398 t fired, .
[[35mlola[0m][.] 63 EF STEQ 444/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 19/226 22/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 4997362 m, 234778 m/sec, 16628469 t fired, .
[[35mlola[0m][.] 63 EF STEQ 449/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 24/226 27/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 6193042 m, 239136 m/sec, 20772652 t fired, .
[[35mlola[0m][.] 63 EF STEQ 454/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 29/226 31/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 7266090 m, 214609 m/sec, 24848372 t fired, .
[[35mlola[0m][.] 63 EF STEQ 459/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 34/226 35/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 8292491 m, 205280 m/sec, 28895098 t fired, .
[[35mlola[0m][.] 63 EF STEQ 464/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 39/226 40/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 9467441 m, 234990 m/sec, 33052750 t fired, .
[[35mlola[0m][.] 63 EF STEQ 469/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 44/226 45/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 10665659 m, 239643 m/sec, 37039413 t fired, .
[[35mlola[0m][.] 63 EF STEQ 474/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 590
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 49/226 50/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 11777563 m, 222380 m/sec, 40841139 t fired, .
[[35mlola[0m][.] 63 EF STEQ 479/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 54/226 55/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 12858262 m, 216139 m/sec, 44746980 t fired, .
[[35mlola[0m][.] 63 EF STEQ 484/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 59/226 59/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 13916392 m, 211626 m/sec, 48537984 t fired, .
[[35mlola[0m][.] 63 EF STEQ 489/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 619
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 64/226 63/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 14972012 m, 211124 m/sec, 52487318 t fired, .
[[35mlola[0m][.] 63 EF STEQ 494/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 628
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 69/226 68/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 16028414 m, 211280 m/sec, 56048067 t fired, .
[[35mlola[0m][.] 63 EF STEQ 499/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 638
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 74/226 72/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 17100075 m, 214332 m/sec, 59712097 t fired, .
[[35mlola[0m][.] 63 EF STEQ 504/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 646
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 79/226 77/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 18103818 m, 200748 m/sec, 63537665 t fired, .
[[35mlola[0m][.] 63 EF STEQ 509/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 84/226 80/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 19034320 m, 186100 m/sec, 67427832 t fired, .
[[35mlola[0m][.] 63 EF STEQ 514/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 89/226 84/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 19894211 m, 171978 m/sec, 71012150 t fired, .
[[35mlola[0m][.] 63 EF STEQ 519/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 94/226 88/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 20786149 m, 178387 m/sec, 74874512 t fired, .
[[35mlola[0m][.] 63 EF STEQ 524/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 679
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 99/226 92/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 21698850 m, 182540 m/sec, 78675107 t fired, .
[[35mlola[0m][.] 63 EF STEQ 529/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 687
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 104/226 96/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 22710441 m, 202318 m/sec, 82573976 t fired, .
[[35mlola[0m][.] 63 EF STEQ 534/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 695
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 109/226 100/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 23687478 m, 195407 m/sec, 86455453 t fired, .
[[35mlola[0m][.] 63 EF STEQ 539/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 703
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 114/226 104/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 24702501 m, 203004 m/sec, 90351745 t fired, .
[[35mlola[0m][.] 63 EF STEQ 544/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 712
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 119/226 108/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 25646705 m, 188840 m/sec, 93871056 t fired, .
[[35mlola[0m][.] 63 EF STEQ 549/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 719
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 124/226 112/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 26561183 m, 182895 m/sec, 97394863 t fired, .
[[35mlola[0m][.] 63 EF STEQ 554/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 727
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 129/226 116/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 27503870 m, 188537 m/sec, 101201963 t fired, .
[[35mlola[0m][.] 63 EF STEQ 559/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 734
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 134/226 120/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 28499538 m, 199133 m/sec, 105105795 t fired, .
[[35mlola[0m][.] 63 EF STEQ 564/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 743
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 139/226 124/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 29455581 m, 191208 m/sec, 108871055 t fired, .
[[35mlola[0m][.] 63 EF STEQ 569/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 752
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 144/226 128/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 30352394 m, 179362 m/sec, 112469030 t fired, .
[[35mlola[0m][.] 63 EF STEQ 574/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 762
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 149/226 132/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 31266115 m, 182744 m/sec, 116134975 t fired, .
[[35mlola[0m][.] 63 EF STEQ 579/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 770
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 154/226 136/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 32193674 m, 185511 m/sec, 119933660 t fired, .
[[35mlola[0m][.] 63 EF STEQ 584/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 779
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 159/226 139/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 33106522 m, 182569 m/sec, 123699800 t fired, .
[[35mlola[0m][.] 63 EF STEQ 589/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 786
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 164/226 143/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 33946301 m, 167955 m/sec, 127385552 t fired, .
[[35mlola[0m][.] 63 EF STEQ 594/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 795
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 169/226 147/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 34892354 m, 189210 m/sec, 131083610 t fired, .
[[35mlola[0m][.] 63 EF STEQ 599/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 803
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 174/226 151/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 35882846 m, 198098 m/sec, 134838932 t fired, .
[[35mlola[0m][.] 63 EF STEQ 604/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 812
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 179/226 155/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 36741696 m, 171770 m/sec, 138079454 t fired, .
[[35mlola[0m][.] 63 EF STEQ 609/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 820
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 184/226 159/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 37664335 m, 184527 m/sec, 141604018 t fired, .
[[35mlola[0m][.] 63 EF STEQ 614/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 829
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 189/226 162/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 38521815 m, 171496 m/sec, 145128418 t fired, .
[[35mlola[0m][.] 63 EF STEQ 619/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 838
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 194/226 166/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 39344274 m, 164491 m/sec, 148561780 t fired, .
[[35mlola[0m][.] 63 EF STEQ 624/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 847
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 199/226 169/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 40249656 m, 181076 m/sec, 152311599 t fired, .
[[35mlola[0m][.] 63 EF STEQ 629/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 855
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 204/226 173/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 41140493 m, 178167 m/sec, 156061570 t fired, .
[[35mlola[0m][.] 63 EF STEQ 634/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 865
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 209/226 177/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 41994281 m, 170757 m/sec, 159699269 t fired, .
[[35mlola[0m][.] 63 EF STEQ 639/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 873
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 214/226 180/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 42825541 m, 166252 m/sec, 163335172 t fired, .
[[35mlola[0m][.] 63 EF STEQ 644/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 880
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 219/226 184/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 43620504 m, 158992 m/sec, 166980463 t fired, .
[[35mlola[0m][.] 63 EF STEQ 649/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 889
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 227/226 187/2000 ShieldPPPs-PT-010A-CTLFireability-2024-11 44337985 m, 143496 m/sec, 170006773 t fired, .
[[35mlola[0m][.] 63 EF STEQ 657/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 896
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 46 (type EXCL) for ShieldPPPs-PT-010A-CTLFireability-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldPPPs-PT-010A-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldPPPs-PT-010A-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-00: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-08: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2024-11: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldPPPs-PT-010A-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EF STEQ 663/3598 0/5 ShieldPPPs-PT-010A-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 896
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 41 ShieldPPPs-PT-010A-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 41 ShieldPPPs-PT-010A-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 2935 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for ShieldPPPs-PT-010A-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 410 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldPPPs-PT-010A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldPPPs-PT-010A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683763400434"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldPPPs-PT-010A.tgz
mv ShieldPPPs-PT-010A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;