About the Execution of LoLA for ShieldIIPt-PT-100A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 521501.00 | 0.00 | 0.00 | ?????FFF??F?TFF? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683763200340.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldIIPt-PT-100A, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683763200340
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 972K
-rw-r--r-- 1 mcc users 6.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 23 07:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 23 07:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 13 01:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 132K Apr 13 01:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.1K Apr 13 00:03 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 57K Apr 13 00:03 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 539K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldIIPt-PT-100A-LTLFireability-00
FORMULA_NAME ShieldIIPt-PT-100A-LTLFireability-01
FORMULA_NAME ShieldIIPt-PT-100A-LTLFireability-02
FORMULA_NAME ShieldIIPt-PT-100A-LTLFireability-03
FORMULA_NAME ShieldIIPt-PT-100A-LTLFireability-04
FORMULA_NAME ShieldIIPt-PT-100A-LTLFireability-05
FORMULA_NAME ShieldIIPt-PT-100A-LTLFireability-06
FORMULA_NAME ShieldIIPt-PT-100A-LTLFireability-07
FORMULA_NAME ShieldIIPt-PT-100A-LTLFireability-08
FORMULA_NAME ShieldIIPt-PT-100A-LTLFireability-09
FORMULA_NAME ShieldIIPt-PT-100A-LTLFireability-10
FORMULA_NAME ShieldIIPt-PT-100A-LTLFireability-11
FORMULA_NAME ShieldIIPt-PT-100A-LTLFireability-12
FORMULA_NAME ShieldIIPt-PT-100A-LTLFireability-13
FORMULA_NAME ShieldIIPt-PT-100A-LTLFireability-14
FORMULA_NAME ShieldIIPt-PT-100A-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717119784226
FORMULA ShieldIIPt-PT-100A-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-100A-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-100A-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-100A-LTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-100A-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-100A-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-100A-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717120305727
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 53 (type CNST) for 50 ShieldIIPt-PT-100A-LTLFireability-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 53 (type CNST) for ShieldIIPt-PT-100A-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 43 ShieldIIPt-PT-100A-LTLFireability-13
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 43 ShieldIIPt-PT-100A-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[*** LOG ERROR #0001 ***] [2024-05-31 01:43:06] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 43 ShieldIIPt-PT-100A-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for ShieldIIPt-PT-100A-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 68 (type EQUN) for ShieldIIPt-PT-100A-LTLFireability-13 (obsolete)
[[35mlola[0m][W] CANCELED task # 73 (type EQUN) for ShieldIIPt-PT-100A-LTLFireability-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 ShieldIIPt-PT-100A-LTLFireability-10
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for ShieldIIPt-PT-100A-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 984
[[35mlola[0m][I] fired transitions : 984
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 ShieldIIPt-PT-100A-LTLFireability-12
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for ShieldIIPt-PT-100A-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 ShieldIIPt-PT-100A-LTLFireability-07
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 75 (type FNDP) for 15 ShieldIIPt-PT-100A-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 15 ShieldIIPt-PT-100A-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for ShieldIIPt-PT-100A-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1125
[[35mlola[0m][I] fired transitions : 1126
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ShieldIIPt-PT-100A-LTLFireability-02
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 79 (type FNDP) for 22 ShieldIIPt-PT-100A-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type FNDP) for ShieldIIPt-PT-100A-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 76 (type EQUN) for ShieldIIPt-PT-100A-LTLFireability-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 22 ShieldIIPt-PT-100A-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type FNDP) for ShieldIIPt-PT-100A-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 80 (type EQUN) for ShieldIIPt-PT-100A-LTLFireability-06 (obsolete)
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for ShieldIIPt-PT-100A-LTLFireability-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 80 (type EQUN) for ShieldIIPt-PT-100A-LTLFireability-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for ShieldIIPt-PT-100A-LTLFireability-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for ShieldIIPt-PT-100A-LTLFireability-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 3/399 6/2000 ShieldIIPt-PT-100A-LTLFireability-02 400897 m, 80179 m/sec, 691724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 8/399 15/2000 ShieldIIPt-PT-100A-LTLFireability-02 1071564 m, 134133 m/sec, 1990206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 13/399 23/2000 ShieldIIPt-PT-100A-LTLFireability-02 1704911 m, 126669 m/sec, 3273332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 18/399 31/2000 ShieldIIPt-PT-100A-LTLFireability-02 2321430 m, 123303 m/sec, 4563193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 23/399 38/2000 ShieldIIPt-PT-100A-LTLFireability-02 2922160 m, 120146 m/sec, 5849412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 28/399 46/2000 ShieldIIPt-PT-100A-LTLFireability-02 3515091 m, 118586 m/sec, 7131191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 33/399 53/2000 ShieldIIPt-PT-100A-LTLFireability-02 4097857 m, 116553 m/sec, 8421749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 38/399 61/2000 ShieldIIPt-PT-100A-LTLFireability-02 4673496 m, 115127 m/sec, 9705213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 43/399 68/2000 ShieldIIPt-PT-100A-LTLFireability-02 5241305 m, 113561 m/sec, 10985103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 48/399 75/2000 ShieldIIPt-PT-100A-LTLFireability-02 5798344 m, 111407 m/sec, 12265471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 53/399 82/2000 ShieldIIPt-PT-100A-LTLFireability-02 6338599 m, 108051 m/sec, 13513442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 58/399 88/2000 ShieldIIPt-PT-100A-LTLFireability-02 6849322 m, 102144 m/sec, 14707483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 63/399 95/2000 ShieldIIPt-PT-100A-LTLFireability-02 7361907 m, 102517 m/sec, 15896175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 68/399 102/2000 ShieldIIPt-PT-100A-LTLFireability-02 7884219 m, 104462 m/sec, 17113585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 73/399 108/2000 ShieldIIPt-PT-100A-LTLFireability-02 8399628 m, 103081 m/sec, 18328483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 78/399 115/2000 ShieldIIPt-PT-100A-LTLFireability-02 8909708 m, 102016 m/sec, 19543429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 83/399 121/2000 ShieldIIPt-PT-100A-LTLFireability-02 9434459 m, 104950 m/sec, 20769857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 88/399 128/2000 ShieldIIPt-PT-100A-LTLFireability-02 9952739 m, 103656 m/sec, 22004945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 93/399 134/2000 ShieldIIPt-PT-100A-LTLFireability-02 10471472 m, 103746 m/sec, 23230896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 98/399 141/2000 ShieldIIPt-PT-100A-LTLFireability-02 10978267 m, 101359 m/sec, 24442445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 103/399 147/2000 ShieldIIPt-PT-100A-LTLFireability-02 11484797 m, 101306 m/sec, 25647936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 108/399 154/2000 ShieldIIPt-PT-100A-LTLFireability-02 11988538 m, 100748 m/sec, 26864089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 113/399 160/2000 ShieldIIPt-PT-100A-LTLFireability-02 12490826 m, 100457 m/sec, 28074730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 118/399 166/2000 ShieldIIPt-PT-100A-LTLFireability-02 12986898 m, 99214 m/sec, 29280148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 123/399 173/2000 ShieldIIPt-PT-100A-LTLFireability-02 13480329 m, 98686 m/sec, 30495188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 128/399 179/2000 ShieldIIPt-PT-100A-LTLFireability-02 13989165 m, 101767 m/sec, 31731564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 133/399 185/2000 ShieldIIPt-PT-100A-LTLFireability-02 14487030 m, 99573 m/sec, 32955424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 138/399 192/2000 ShieldIIPt-PT-100A-LTLFireability-02 14993104 m, 101214 m/sec, 34211755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 143/399 198/2000 ShieldIIPt-PT-100A-LTLFireability-02 15501765 m, 101732 m/sec, 35472196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 148/399 205/2000 ShieldIIPt-PT-100A-LTLFireability-02 16020251 m, 103697 m/sec, 36744455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 153/399 211/2000 ShieldIIPt-PT-100A-LTLFireability-02 16534123 m, 102774 m/sec, 38014328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 158/399 218/2000 ShieldIIPt-PT-100A-LTLFireability-02 17047692 m, 102713 m/sec, 39280706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 163/399 224/2000 ShieldIIPt-PT-100A-LTLFireability-02 17547258 m, 99913 m/sec, 40524122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 168/399 230/2000 ShieldIIPt-PT-100A-LTLFireability-02 18036714 m, 97891 m/sec, 41766627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 173/399 236/2000 ShieldIIPt-PT-100A-LTLFireability-02 18529618 m, 98580 m/sec, 43008387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 178/399 243/2000 ShieldIIPt-PT-100A-LTLFireability-02 19021294 m, 98335 m/sec, 44247906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 183/399 249/2000 ShieldIIPt-PT-100A-LTLFireability-02 19507938 m, 97328 m/sec, 45473870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 188/399 255/2000 ShieldIIPt-PT-100A-LTLFireability-02 19993846 m, 97181 m/sec, 46708194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 193/399 261/2000 ShieldIIPt-PT-100A-LTLFireability-02 20484464 m, 98123 m/sec, 47949910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 198/399 267/2000 ShieldIIPt-PT-100A-LTLFireability-02 20981860 m, 99479 m/sec, 49218635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 203/399 274/2000 ShieldIIPt-PT-100A-LTLFireability-02 21472628 m, 98153 m/sec, 50473876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 208/399 280/2000 ShieldIIPt-PT-100A-LTLFireability-02 21964384 m, 98351 m/sec, 51711881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 213/399 286/2000 ShieldIIPt-PT-100A-LTLFireability-02 22423753 m, 91873 m/sec, 52875003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 218/399 291/2000 ShieldIIPt-PT-100A-LTLFireability-02 22888268 m, 92903 m/sec, 54063864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 223/399 297/2000 ShieldIIPt-PT-100A-LTLFireability-02 23363497 m, 95045 m/sec, 55295415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 228/399 303/2000 ShieldIIPt-PT-100A-LTLFireability-02 23841048 m, 95510 m/sec, 56526641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 233/399 310/2000 ShieldIIPt-PT-100A-LTLFireability-02 24323020 m, 96394 m/sec, 57753416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 238/399 316/2000 ShieldIIPt-PT-100A-LTLFireability-02 24805096 m, 96415 m/sec, 58984431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 243/399 322/2000 ShieldIIPt-PT-100A-LTLFireability-02 25288989 m, 96778 m/sec, 60220293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 248/399 328/2000 ShieldIIPt-PT-100A-LTLFireability-02 25765739 m, 95350 m/sec, 61456376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 253/399 334/2000 ShieldIIPt-PT-100A-LTLFireability-02 26247714 m, 96395 m/sec, 62691290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 258/399 340/2000 ShieldIIPt-PT-100A-LTLFireability-02 26719176 m, 94292 m/sec, 63923015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 263/399 346/2000 ShieldIIPt-PT-100A-LTLFireability-02 27195312 m, 95227 m/sec, 65149093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 268/399 352/2000 ShieldIIPt-PT-100A-LTLFireability-02 27669624 m, 94862 m/sec, 66368644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 273/399 358/2000 ShieldIIPt-PT-100A-LTLFireability-02 28146013 m, 95277 m/sec, 67599842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 278/399 364/2000 ShieldIIPt-PT-100A-LTLFireability-02 28623581 m, 95513 m/sec, 68845677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 283/399 370/2000 ShieldIIPt-PT-100A-LTLFireability-02 29106171 m, 96518 m/sec, 70094992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 288/399 376/2000 ShieldIIPt-PT-100A-LTLFireability-02 29584975 m, 95760 m/sec, 71348453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 293/399 382/2000 ShieldIIPt-PT-100A-LTLFireability-02 30052993 m, 93603 m/sec, 72570414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 298/399 388/2000 ShieldIIPt-PT-100A-LTLFireability-02 30514935 m, 92388 m/sec, 73782051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 303/399 394/2000 ShieldIIPt-PT-100A-LTLFireability-02 30993444 m, 95701 m/sec, 75025366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 308/399 400/2000 ShieldIIPt-PT-100A-LTLFireability-02 31472091 m, 95729 m/sec, 76275590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 313/399 406/2000 ShieldIIPt-PT-100A-LTLFireability-02 31946748 m, 94931 m/sec, 77519120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 318/399 412/2000 ShieldIIPt-PT-100A-LTLFireability-02 32419706 m, 94591 m/sec, 78764282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 323/399 418/2000 ShieldIIPt-PT-100A-LTLFireability-02 32895987 m, 95256 m/sec, 80014470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 328/399 424/2000 ShieldIIPt-PT-100A-LTLFireability-02 33378096 m, 96421 m/sec, 81262485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 333/399 430/2000 ShieldIIPt-PT-100A-LTLFireability-02 33858892 m, 96159 m/sec, 82511051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 338/399 436/2000 ShieldIIPt-PT-100A-LTLFireability-02 34328925 m, 94006 m/sec, 83760256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 343/399 442/2000 ShieldIIPt-PT-100A-LTLFireability-02 34801092 m, 94433 m/sec, 84998867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 348/399 448/2000 ShieldIIPt-PT-100A-LTLFireability-02 35273646 m, 94510 m/sec, 86244649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 353/399 454/2000 ShieldIIPt-PT-100A-LTLFireability-02 35745512 m, 94373 m/sec, 87493071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 358/399 460/2000 ShieldIIPt-PT-100A-LTLFireability-02 36220841 m, 95065 m/sec, 88722982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 363/399 466/2000 ShieldIIPt-PT-100A-LTLFireability-02 36692938 m, 94419 m/sec, 89970397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 368/399 471/2000 ShieldIIPt-PT-100A-LTLFireability-02 37129918 m, 87396 m/sec, 91116652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 373/399 476/2000 ShieldIIPt-PT-100A-LTLFireability-02 37548562 m, 83728 m/sec, 92203099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 378/399 482/2000 ShieldIIPt-PT-100A-LTLFireability-02 38006455 m, 91578 m/sec, 93431607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 383/399 488/2000 ShieldIIPt-PT-100A-LTLFireability-02 38474046 m, 93518 m/sec, 94677599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 388/399 494/2000 ShieldIIPt-PT-100A-LTLFireability-02 38937423 m, 92675 m/sec, 95908690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 393/399 500/2000 ShieldIIPt-PT-100A-LTLFireability-02 39400977 m, 92710 m/sec, 97144490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 398/399 506/2000 ShieldIIPt-PT-100A-LTLFireability-02 39868727 m, 93550 m/sec, 98388128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 7 (type EXCL) for ShieldIIPt-PT-100A-LTLFireability-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 ShieldIIPt-PT-100A-LTLFireability-15
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ShieldIIPt-PT-100A-LTLFireability-02
[[35mlola[0m][I] time limit : 3194 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for ShieldIIPt-PT-100A-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 982
[[35mlola[0m][I] fired transitions : 982
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 7 (type EXCL) for ShieldIIPt-PT-100A-LTLFireability-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 ShieldIIPt-PT-100A-LTLFireability-11
[[35mlola[0m][I] time limit : 455 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for ShieldIIPt-PT-100A-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 982
[[35mlola[0m][I] fired transitions : 982
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 ShieldIIPt-PT-100A-LTLFireability-08
[[35mlola[0m][I] time limit : 531 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for ShieldIIPt-PT-100A-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ShieldIIPt-PT-100A-LTLFireability-03
[[35mlola[0m][I] time limit : 637 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for ShieldIIPt-PT-100A-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 982
[[35mlola[0m][I] fired transitions : 982
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ShieldIIPt-PT-100A-LTLFireability-01
[[35mlola[0m][I] time limit : 797 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/797 4/2000 ShieldIIPt-PT-100A-LTLFireability-01 378105 m, 75621 m/sec, 1533933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/797 8/2000 ShieldIIPt-PT-100A-LTLFireability-01 748941 m, 74167 m/sec, 3182193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/797 11/2000 ShieldIIPt-PT-100A-LTLFireability-01 1106455 m, 71502 m/sec, 4813686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/797 14/2000 ShieldIIPt-PT-100A-LTLFireability-01 1455332 m, 69775 m/sec, 6444597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/797 18/2000 ShieldIIPt-PT-100A-LTLFireability-01 1799811 m, 68895 m/sec, 8071183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/797 21/2000 ShieldIIPt-PT-100A-LTLFireability-01 2141899 m, 68417 m/sec, 9676607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/797 24/2000 ShieldIIPt-PT-100A-LTLFireability-01 2471644 m, 65949 m/sec, 11264331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/797 27/2000 ShieldIIPt-PT-100A-LTLFireability-01 2800202 m, 65711 m/sec, 12855672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/797 30/2000 ShieldIIPt-PT-100A-LTLFireability-01 3115968 m, 63153 m/sec, 14452801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/797 33/2000 ShieldIIPt-PT-100A-LTLFireability-01 3441210 m, 65048 m/sec, 16047097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/797 37/2000 ShieldIIPt-PT-100A-LTLFireability-01 3792780 m, 70314 m/sec, 17632669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/797 40/2000 ShieldIIPt-PT-100A-LTLFireability-01 4105773 m, 62598 m/sec, 19233392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/797 43/2000 ShieldIIPt-PT-100A-LTLFireability-01 4423336 m, 63512 m/sec, 20824351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/797 46/2000 ShieldIIPt-PT-100A-LTLFireability-01 4737300 m, 62792 m/sec, 22403393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/797 49/2000 ShieldIIPt-PT-100A-LTLFireability-01 5082991 m, 69138 m/sec, 23992492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 560
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/797 52/2000 ShieldIIPt-PT-100A-LTLFireability-01 5396464 m, 62694 m/sec, 25579126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/797 55/2000 ShieldIIPt-PT-100A-LTLFireability-01 5697206 m, 60148 m/sec, 27159871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 566
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/797 58/2000 ShieldIIPt-PT-100A-LTLFireability-01 6006156 m, 61790 m/sec, 28735197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/797 61/2000 ShieldIIPt-PT-100A-LTLFireability-01 6312048 m, 61178 m/sec, 30319779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/797 64/2000 ShieldIIPt-PT-100A-LTLFireability-01 6621971 m, 61984 m/sec, 31901014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 575
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-05: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-13: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-14: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/797 67/2000 ShieldIIPt-PT-100A-LTLFireability-01 6923687 m, 60343 m/sec, 33498006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 399 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldIIPt-PT-100A"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldIIPt-PT-100A, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683763200340"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldIIPt-PT-100A.tgz
mv ShieldIIPt-PT-100A execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;