MCC'2024- Execution of r357-tall-171683763200339

About the Execution of LoLA for ShieldIIPt-PT-100A

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
0.000	307530.00	0.00	0.00	[undef]	Cannot compute

Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r357-tall-171683763200339.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldIIPt-PT-100A, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683763200339
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 972K
-rw-r--r-- 1 mcc users 6.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 23 07:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 23 07:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 13 01:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 132K Apr 13 01:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.1K Apr 13 00:03 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 57K Apr 13 00:03 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 539K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldIIPt-PT-100A-LTLCardinality-00
FORMULA_NAME ShieldIIPt-PT-100A-LTLCardinality-01
FORMULA_NAME ShieldIIPt-PT-100A-LTLCardinality-02
FORMULA_NAME ShieldIIPt-PT-100A-LTLCardinality-03
FORMULA_NAME ShieldIIPt-PT-100A-LTLCardinality-04
FORMULA_NAME ShieldIIPt-PT-100A-LTLCardinality-05
FORMULA_NAME ShieldIIPt-PT-100A-LTLCardinality-06
FORMULA_NAME ShieldIIPt-PT-100A-LTLCardinality-07
FORMULA_NAME ShieldIIPt-PT-100A-LTLCardinality-08
FORMULA_NAME ShieldIIPt-PT-100A-LTLCardinality-09
FORMULA_NAME ShieldIIPt-PT-100A-LTLCardinality-10
FORMULA_NAME ShieldIIPt-PT-100A-LTLCardinality-11
FORMULA_NAME ShieldIIPt-PT-100A-LTLCardinality-12
FORMULA_NAME ShieldIIPt-PT-100A-LTLCardinality-13
FORMULA_NAME ShieldIIPt-PT-100A-LTLCardinality-14
FORMULA_NAME ShieldIIPt-PT-100A-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717119467172

BK_STOP 1717119774702

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 ShieldIIPt-PT-100A-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 ShieldIIPt-PT-100A-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 ShieldIIPt-PT-100A-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for ShieldIIPt-PT-100A-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for ShieldIIPt-PT-100A-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 32 (type CNST) for 31 ShieldIIPt-PT-100A-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 38 (type CNST) for 37 ShieldIIPt-PT-100A-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 32 (type CNST) for ShieldIIPt-PT-100A-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for ShieldIIPt-PT-100A-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 38 (type CNST) for ShieldIIPt-PT-100A-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 ShieldIIPt-PT-100A-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for ShieldIIPt-PT-100A-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 ShieldIIPt-PT-100A-LTLCardinality-06
[[35mlola[0m][I] time limit : 325 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for ShieldIIPt-PT-100A-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 36068
[[35mlola[0m][I] fired transitions : 48157
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 ShieldIIPt-PT-100A-LTLCardinality-15
[[35mlola[0m][I] time limit : 357 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 3/357 8/2000 ShieldIIPt-PT-100A-LTLCardinality-15 509532 m, 101906 m/sec, 585747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 8/357 22/2000 ShieldIIPt-PT-100A-LTLCardinality-15 1493772 m, 196848 m/sec, 1750049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 13/357 36/2000 ShieldIIPt-PT-100A-LTLCardinality-15 2450821 m, 191409 m/sec, 2910944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 18/357 50/2000 ShieldIIPt-PT-100A-LTLCardinality-15 3418185 m, 193472 m/sec, 4088738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 23/357 63/2000 ShieldIIPt-PT-100A-LTLCardinality-15 4356582 m, 187679 m/sec, 5241713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 28/357 76/2000 ShieldIIPt-PT-100A-LTLCardinality-15 5285390 m, 185761 m/sec, 6390971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 33/357 90/2000 ShieldIIPt-PT-100A-LTLCardinality-15 6220861 m, 187094 m/sec, 7545754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 38/357 103/2000 ShieldIIPt-PT-100A-LTLCardinality-15 7138178 m, 183463 m/sec, 8693378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 43/357 115/2000 ShieldIIPt-PT-100A-LTLCardinality-15 8023754 m, 177115 m/sec, 9814502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 48/357 129/2000 ShieldIIPt-PT-100A-LTLCardinality-15 8952982 m, 185845 m/sec, 10968845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 53/357 142/2000 ShieldIIPt-PT-100A-LTLCardinality-15 9907286 m, 190860 m/sec, 12119763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 58/357 156/2000 ShieldIIPt-PT-100A-LTLCardinality-15 10832395 m, 185021 m/sec, 13265203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 63/357 169/2000 ShieldIIPt-PT-100A-LTLCardinality-15 11746296 m, 182780 m/sec, 14401217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 68/357 182/2000 ShieldIIPt-PT-100A-LTLCardinality-15 12674522 m, 185645 m/sec, 15548754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 73/357 195/2000 ShieldIIPt-PT-100A-LTLCardinality-15 13591216 m, 183338 m/sec, 16689137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 78/357 208/2000 ShieldIIPt-PT-100A-LTLCardinality-15 14488427 m, 179442 m/sec, 17819271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 83/357 221/2000 ShieldIIPt-PT-100A-LTLCardinality-15 15374854 m, 177285 m/sec, 18947275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 88/357 233/2000 ShieldIIPt-PT-100A-LTLCardinality-15 16278419 m, 180713 m/sec, 20084772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 93/357 246/2000 ShieldIIPt-PT-100A-LTLCardinality-15 17171066 m, 178529 m/sec, 21208244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 98/357 259/2000 ShieldIIPt-PT-100A-LTLCardinality-15 18092393 m, 184265 m/sec, 22345669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 103/357 272/2000 ShieldIIPt-PT-100A-LTLCardinality-15 18975962 m, 176713 m/sec, 23472584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 108/357 285/2000 ShieldIIPt-PT-100A-LTLCardinality-15 19893135 m, 183434 m/sec, 24613337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 113/357 298/2000 ShieldIIPt-PT-100A-LTLCardinality-15 20778700 m, 177113 m/sec, 25735535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 118/357 310/2000 ShieldIIPt-PT-100A-LTLCardinality-15 21661490 m, 176558 m/sec, 26867080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 123/357 323/2000 ShieldIIPt-PT-100A-LTLCardinality-15 22559900 m, 179682 m/sec, 27995349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 128/357 337/2000 ShieldIIPt-PT-100A-LTLCardinality-15 23486885 m, 185397 m/sec, 29146207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 133/357 349/2000 ShieldIIPt-PT-100A-LTLCardinality-15 24381898 m, 179002 m/sec, 30279948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 138/357 362/2000 ShieldIIPt-PT-100A-LTLCardinality-15 25284483 m, 180517 m/sec, 31421962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 143/357 376/2000 ShieldIIPt-PT-100A-LTLCardinality-15 26205245 m, 184152 m/sec, 32577927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 148/357 388/2000 ShieldIIPt-PT-100A-LTLCardinality-15 27091785 m, 177308 m/sec, 33714171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 153/357 402/2000 ShieldIIPt-PT-100A-LTLCardinality-15 28034488 m, 188540 m/sec, 34889527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 158/357 415/2000 ShieldIIPt-PT-100A-LTLCardinality-15 28980140 m, 189130 m/sec, 36045996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 163/357 428/2000 ShieldIIPt-PT-100A-LTLCardinality-15 29885354 m, 181042 m/sec, 37194615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 168/357 441/2000 ShieldIIPt-PT-100A-LTLCardinality-15 30787048 m, 180338 m/sec, 38341880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 173/357 454/2000 ShieldIIPt-PT-100A-LTLCardinality-15 31704578 m, 183506 m/sec, 39491964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 178/357 467/2000 ShieldIIPt-PT-100A-LTLCardinality-15 32576720 m, 174428 m/sec, 40620989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 183/357 479/2000 ShieldIIPt-PT-100A-LTLCardinality-15 33465892 m, 177834 m/sec, 41751116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 188/357 492/2000 ShieldIIPt-PT-100A-LTLCardinality-15 34366281 m, 180077 m/sec, 42892292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 193/357 505/2000 ShieldIIPt-PT-100A-LTLCardinality-15 35290847 m, 184913 m/sec, 44047267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 198/357 518/2000 ShieldIIPt-PT-100A-LTLCardinality-15 36186721 m, 179174 m/sec, 45194411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 203/357 531/2000 ShieldIIPt-PT-100A-LTLCardinality-15 37086100 m, 179875 m/sec, 46328882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 208/357 544/2000 ShieldIIPt-PT-100A-LTLCardinality-15 38003926 m, 183565 m/sec, 47484271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 213/357 557/2000 ShieldIIPt-PT-100A-LTLCardinality-15 38909812 m, 181177 m/sec, 48620309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 218/357 570/2000 ShieldIIPt-PT-100A-LTLCardinality-15 39820437 m, 182125 m/sec, 49761051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 223/357 584/2000 ShieldIIPt-PT-100A-LTLCardinality-15 40741645 m, 184241 m/sec, 50901019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 228/357 597/2000 ShieldIIPt-PT-100A-LTLCardinality-15 41685561 m, 188783 m/sec, 52071866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 597
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 233/357 610/2000 ShieldIIPt-PT-100A-LTLCardinality-15 42589686 m, 180825 m/sec, 53217372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 238/357 623/2000 ShieldIIPt-PT-100A-LTLCardinality-15 43497604 m, 181583 m/sec, 54353072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 623
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 243/357 636/2000 ShieldIIPt-PT-100A-LTLCardinality-15 44386729 m, 177825 m/sec, 55490288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 636
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 248/357 648/2000 ShieldIIPt-PT-100A-LTLCardinality-15 45267673 m, 176188 m/sec, 56617472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 648
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 253/357 661/2000 ShieldIIPt-PT-100A-LTLCardinality-15 46158629 m, 178191 m/sec, 57752980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 661
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 258/357 674/2000 ShieldIIPt-PT-100A-LTLCardinality-15 47027087 m, 173691 m/sec, 58875104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 674
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 263/357 686/2000 ShieldIIPt-PT-100A-LTLCardinality-15 47873555 m, 169293 m/sec, 59985596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 686
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 268/357 698/2000 ShieldIIPt-PT-100A-LTLCardinality-15 48762139 m, 177716 m/sec, 61125930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 698
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 273/357 711/2000 ShieldIIPt-PT-100A-LTLCardinality-15 49630475 m, 173667 m/sec, 62251507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 711
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-100A-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-100A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-100A-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 278/357 723/2000 ShieldIIPt-PT-100A-LTLCardinality-15 50513534 m, 176611 m/sec, 63385999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 723
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldIIPt-PT-100A"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldIIPt-PT-100A, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683763200339"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldIIPt-PT-100A.tgz
mv ShieldIIPt-PT-100A execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;