About the Execution of LoLA for ShieldIIPt-PT-040A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16206.827 | 2842202.00 | 3335816.00 | 7591.50 | ???????????F?T?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683763100308.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldIIPt-PT-040A, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683763100308
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 684K
-rw-r--r-- 1 mcc users 8.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 100K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 23 07:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 23 07:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 22:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 118K Apr 12 22:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Apr 12 22:09 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 66K Apr 12 22:09 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 212K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldIIPt-PT-040A-LTLFireability-00
FORMULA_NAME ShieldIIPt-PT-040A-LTLFireability-01
FORMULA_NAME ShieldIIPt-PT-040A-LTLFireability-02
FORMULA_NAME ShieldIIPt-PT-040A-LTLFireability-03
FORMULA_NAME ShieldIIPt-PT-040A-LTLFireability-04
FORMULA_NAME ShieldIIPt-PT-040A-LTLFireability-05
FORMULA_NAME ShieldIIPt-PT-040A-LTLFireability-06
FORMULA_NAME ShieldIIPt-PT-040A-LTLFireability-07
FORMULA_NAME ShieldIIPt-PT-040A-LTLFireability-08
FORMULA_NAME ShieldIIPt-PT-040A-LTLFireability-09
FORMULA_NAME ShieldIIPt-PT-040A-LTLFireability-10
FORMULA_NAME ShieldIIPt-PT-040A-LTLFireability-11
FORMULA_NAME ShieldIIPt-PT-040A-LTLFireability-12
FORMULA_NAME ShieldIIPt-PT-040A-LTLFireability-13
FORMULA_NAME ShieldIIPt-PT-040A-LTLFireability-14
FORMULA_NAME ShieldIIPt-PT-040A-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717113857151
FORMULA ShieldIIPt-PT-040A-LTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-040A-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-040A-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717116699353
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 54 (type CNST) for 51 ShieldIIPt-PT-040A-LTLFireability-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 54 (type CNST) for ShieldIIPt-PT-040A-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 19 ShieldIIPt-PT-040A-LTLFireability-05
[[35mlola[0m][I] time limit : 144 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 3 ShieldIIPt-PT-040A-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for ShieldIIPt-PT-040A-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 51 ShieldIIPt-PT-040A-LTLFireability-13
[[35mlola[0m][I] time limit : 150 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for ShieldIIPt-PT-040A-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 41 ShieldIIPt-PT-040A-LTLFireability-11
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for ShieldIIPt-PT-040A-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21391
[[35mlola[0m][I] fired transitions : 21391
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 ShieldIIPt-PT-040A-LTLFireability-15
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for ShieldIIPt-PT-040A-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21391
[[35mlola[0m][I] fired transitions : 21391
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 ShieldIIPt-PT-040A-LTLFireability-10
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for ShieldIIPt-PT-040A-LTLFireability-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for ShieldIIPt-PT-040A-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 29746
[[35mlola[0m][I] fired transitions : 29746
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 ShieldIIPt-PT-040A-LTLFireability-09
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for ShieldIIPt-PT-040A-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8009
[[35mlola[0m][I] fired transitions : 8009
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 ShieldIIPt-PT-040A-LTLFireability-08
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for ShieldIIPt-PT-040A-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3244
[[35mlola[0m][I] fired transitions : 3244
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 ShieldIIPt-PT-040A-LTLFireability-07
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for ShieldIIPt-PT-040A-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 19 ShieldIIPt-PT-040A-LTLFireability-05
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for ShieldIIPt-PT-040A-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21391
[[35mlola[0m][I] fired transitions : 21391
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 12 ShieldIIPt-PT-040A-LTLFireability-04
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for ShieldIIPt-PT-040A-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21391
[[35mlola[0m][I] fired transitions : 21391
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ShieldIIPt-PT-040A-LTLFireability-03
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for ShieldIIPt-PT-040A-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5035
[[35mlola[0m][I] fired transitions : 5035
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ShieldIIPt-PT-040A-LTLFireability-00
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ShieldIIPt-PT-040A-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 3 ShieldIIPt-PT-040A-LTLFireability-01
[[35mlola[0m][I] time limit : 719 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for ShieldIIPt-PT-040A-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ShieldIIPt-PT-040A-LTLFireability-02
[[35mlola[0m][I] time limit : 899 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 4/899 2/2000 ShieldIIPt-PT-040A-LTLFireability-02 110705 m, 22141 m/sec, 110981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 9/899 3/2000 ShieldIIPt-PT-040A-LTLFireability-02 238125 m, 25484 m/sec, 238471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 14/899 4/2000 ShieldIIPt-PT-040A-LTLFireability-02 357273 m, 23829 m/sec, 357626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 19/899 5/2000 ShieldIIPt-PT-040A-LTLFireability-02 473041 m, 23153 m/sec, 473432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 24/899 6/2000 ShieldIIPt-PT-040A-LTLFireability-02 591362 m, 23664 m/sec, 591783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 29/899 7/2000 ShieldIIPt-PT-040A-LTLFireability-02 703615 m, 22450 m/sec, 704043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 34/899 8/2000 ShieldIIPt-PT-040A-LTLFireability-02 821707 m, 23618 m/sec, 822136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 39/899 9/2000 ShieldIIPt-PT-040A-LTLFireability-02 930681 m, 21794 m/sec, 931110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 44/899 10/2000 ShieldIIPt-PT-040A-LTLFireability-02 1034500 m, 20763 m/sec, 1034929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 49/899 11/2000 ShieldIIPt-PT-040A-LTLFireability-02 1151425 m, 23385 m/sec, 1151862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 54/899 12/2000 ShieldIIPt-PT-040A-LTLFireability-02 1260397 m, 21794 m/sec, 1260834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 59/899 13/2000 ShieldIIPt-PT-040A-LTLFireability-02 1366368 m, 21194 m/sec, 1366805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 64/899 14/2000 ShieldIIPt-PT-040A-LTLFireability-02 1471312 m, 20988 m/sec, 1471749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 69/899 15/2000 ShieldIIPt-PT-040A-LTLFireability-02 1590195 m, 23776 m/sec, 1590673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 74/899 16/2000 ShieldIIPt-PT-040A-LTLFireability-02 1699437 m, 21848 m/sec, 1699915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 79/899 17/2000 ShieldIIPt-PT-040A-LTLFireability-02 1819367 m, 23986 m/sec, 1819877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 84/899 18/2000 ShieldIIPt-PT-040A-LTLFireability-02 1929283 m, 21983 m/sec, 1929793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 89/899 19/2000 ShieldIIPt-PT-040A-LTLFireability-02 2036362 m, 21415 m/sec, 2036872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 94/899 20/2000 ShieldIIPt-PT-040A-LTLFireability-02 2141116 m, 20950 m/sec, 2141626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 99/899 21/2000 ShieldIIPt-PT-040A-LTLFireability-02 2243032 m, 20383 m/sec, 2243542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 104/899 22/2000 ShieldIIPt-PT-040A-LTLFireability-02 2355817 m, 22557 m/sec, 2356335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 109/899 23/2000 ShieldIIPt-PT-040A-LTLFireability-02 2467557 m, 22348 m/sec, 2468075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 114/899 24/2000 ShieldIIPt-PT-040A-LTLFireability-02 2580810 m, 22650 m/sec, 2581329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 119/899 25/2000 ShieldIIPt-PT-040A-LTLFireability-02 2695060 m, 22850 m/sec, 2695579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 124/899 26/2000 ShieldIIPt-PT-040A-LTLFireability-02 2805668 m, 22121 m/sec, 2806187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 129/899 27/2000 ShieldIIPt-PT-040A-LTLFireability-02 2914392 m, 21744 m/sec, 2914912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 134/899 28/2000 ShieldIIPt-PT-040A-LTLFireability-02 3023805 m, 21882 m/sec, 3024324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 139/899 29/2000 ShieldIIPt-PT-040A-LTLFireability-02 3127985 m, 20836 m/sec, 3128504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 144/899 30/2000 ShieldIIPt-PT-040A-LTLFireability-02 3230500 m, 20503 m/sec, 3231019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 149/899 31/2000 ShieldIIPt-PT-040A-LTLFireability-02 3333389 m, 20577 m/sec, 3333908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 154/899 32/2000 ShieldIIPt-PT-040A-LTLFireability-02 3433326 m, 19987 m/sec, 3433845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 159/899 33/2000 ShieldIIPt-PT-040A-LTLFireability-02 3530123 m, 19359 m/sec, 3530642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 164/899 34/2000 ShieldIIPt-PT-040A-LTLFireability-02 3644053 m, 22786 m/sec, 3644580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 169/899 35/2000 ShieldIIPt-PT-040A-LTLFireability-02 3753847 m, 21958 m/sec, 3754374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 174/899 35/2000 ShieldIIPt-PT-040A-LTLFireability-02 3863789 m, 21988 m/sec, 3864317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 179/899 36/2000 ShieldIIPt-PT-040A-LTLFireability-02 3971905 m, 21623 m/sec, 3972433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 184/899 37/2000 ShieldIIPt-PT-040A-LTLFireability-02 4077257 m, 21070 m/sec, 4077785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 189/899 38/2000 ShieldIIPt-PT-040A-LTLFireability-02 4179360 m, 20420 m/sec, 4179888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 194/899 39/2000 ShieldIIPt-PT-040A-LTLFireability-02 4280964 m, 20320 m/sec, 4281492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 199/899 40/2000 ShieldIIPt-PT-040A-LTLFireability-02 4380548 m, 19916 m/sec, 4381076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 204/899 41/2000 ShieldIIPt-PT-040A-LTLFireability-02 4484640 m, 20818 m/sec, 4485168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 209/899 42/2000 ShieldIIPt-PT-040A-LTLFireability-02 4587627 m, 20597 m/sec, 4588155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 214/899 43/2000 ShieldIIPt-PT-040A-LTLFireability-02 4690034 m, 20481 m/sec, 4690562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 219/899 44/2000 ShieldIIPt-PT-040A-LTLFireability-02 4792542 m, 20501 m/sec, 4793070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 224/899 44/2000 ShieldIIPt-PT-040A-LTLFireability-02 4892295 m, 19950 m/sec, 4892823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 229/899 45/2000 ShieldIIPt-PT-040A-LTLFireability-02 4988729 m, 19286 m/sec, 4989257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 234/899 46/2000 ShieldIIPt-PT-040A-LTLFireability-02 5102941 m, 22842 m/sec, 5103512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 239/899 47/2000 ShieldIIPt-PT-040A-LTLFireability-02 5216482 m, 22708 m/sec, 5217054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 244/899 48/2000 ShieldIIPt-PT-040A-LTLFireability-02 5324465 m, 21596 m/sec, 5325037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 249/899 49/2000 ShieldIIPt-PT-040A-LTLFireability-02 5428256 m, 20758 m/sec, 5428828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 254/899 50/2000 ShieldIIPt-PT-040A-LTLFireability-02 5533002 m, 20949 m/sec, 5533574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 259/899 51/2000 ShieldIIPt-PT-040A-LTLFireability-02 5636969 m, 20793 m/sec, 5637541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 264/899 52/2000 ShieldIIPt-PT-040A-LTLFireability-02 5739985 m, 20603 m/sec, 5740558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 269/899 53/2000 ShieldIIPt-PT-040A-LTLFireability-02 5852159 m, 22434 m/sec, 5852765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 274/899 54/2000 ShieldIIPt-PT-040A-LTLFireability-02 5972181 m, 24004 m/sec, 5972787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 279/899 55/2000 ShieldIIPt-PT-040A-LTLFireability-02 6085086 m, 22581 m/sec, 6085692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 284/899 56/2000 ShieldIIPt-PT-040A-LTLFireability-02 6192263 m, 21435 m/sec, 6192869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 289/899 57/2000 ShieldIIPt-PT-040A-LTLFireability-02 6300293 m, 21606 m/sec, 6300899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 294/899 57/2000 ShieldIIPt-PT-040A-LTLFireability-02 6403005 m, 20542 m/sec, 6403611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 299/899 58/2000 ShieldIIPt-PT-040A-LTLFireability-02 6504944 m, 20387 m/sec, 6505551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 304/899 59/2000 ShieldIIPt-PT-040A-LTLFireability-02 6612559 m, 21523 m/sec, 6613165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 309/899 60/2000 ShieldIIPt-PT-040A-LTLFireability-02 6716511 m, 20790 m/sec, 6717117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 314/899 61/2000 ShieldIIPt-PT-040A-LTLFireability-02 6817191 m, 20136 m/sec, 6817797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 319/899 62/2000 ShieldIIPt-PT-040A-LTLFireability-02 6918477 m, 20257 m/sec, 6919083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 324/899 63/2000 ShieldIIPt-PT-040A-LTLFireability-02 7016129 m, 19530 m/sec, 7016735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 329/899 63/2000 ShieldIIPt-PT-040A-LTLFireability-02 7118082 m, 20390 m/sec, 7118688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 334/899 64/2000 ShieldIIPt-PT-040A-LTLFireability-02 7217407 m, 19865 m/sec, 7218013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 339/899 65/2000 ShieldIIPt-PT-040A-LTLFireability-02 7316172 m, 19753 m/sec, 7316779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 344/899 66/2000 ShieldIIPt-PT-040A-LTLFireability-02 7410329 m, 18831 m/sec, 7410935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 349/899 67/2000 ShieldIIPt-PT-040A-LTLFireability-02 7509658 m, 19865 m/sec, 7510264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 354/899 67/2000 ShieldIIPt-PT-040A-LTLFireability-02 7604460 m, 18960 m/sec, 7605067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 359/899 68/2000 ShieldIIPt-PT-040A-LTLFireability-02 7698589 m, 18825 m/sec, 7699195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 364/899 69/2000 ShieldIIPt-PT-040A-LTLFireability-02 7813081 m, 22898 m/sec, 7813695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 369/899 70/2000 ShieldIIPt-PT-040A-LTLFireability-02 7922253 m, 21834 m/sec, 7922867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 374/899 71/2000 ShieldIIPt-PT-040A-LTLFireability-02 8031775 m, 21904 m/sec, 8032390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 379/899 72/2000 ShieldIIPt-PT-040A-LTLFireability-02 8138147 m, 21274 m/sec, 8138762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 384/899 73/2000 ShieldIIPt-PT-040A-LTLFireability-02 8240810 m, 20532 m/sec, 8241425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 389/899 74/2000 ShieldIIPt-PT-040A-LTLFireability-02 8340494 m, 19936 m/sec, 8341109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 394/899 75/2000 ShieldIIPt-PT-040A-LTLFireability-02 8439767 m, 19854 m/sec, 8440382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 399/899 75/2000 ShieldIIPt-PT-040A-LTLFireability-02 8538823 m, 19811 m/sec, 8539439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 404/899 76/2000 ShieldIIPt-PT-040A-LTLFireability-02 8653889 m, 23013 m/sec, 8654505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 409/899 77/2000 ShieldIIPt-PT-040A-LTLFireability-02 8764761 m, 22174 m/sec, 8765377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 414/899 78/2000 ShieldIIPt-PT-040A-LTLFireability-02 8871051 m, 21258 m/sec, 8871667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 419/899 79/2000 ShieldIIPt-PT-040A-LTLFireability-02 8980694 m, 21928 m/sec, 8981310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 424/899 80/2000 ShieldIIPt-PT-040A-LTLFireability-02 9085401 m, 20941 m/sec, 9086017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 429/899 81/2000 ShieldIIPt-PT-040A-LTLFireability-02 9188625 m, 20644 m/sec, 9189241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 434/899 82/2000 ShieldIIPt-PT-040A-LTLFireability-02 9297452 m, 21765 m/sec, 9298068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 439/899 83/2000 ShieldIIPt-PT-040A-LTLFireability-02 9402515 m, 21012 m/sec, 9403131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 444/899 83/2000 ShieldIIPt-PT-040A-LTLFireability-02 9505165 m, 20530 m/sec, 9505781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 449/899 84/2000 ShieldIIPt-PT-040A-LTLFireability-02 9608136 m, 20594 m/sec, 9608752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 454/899 85/2000 ShieldIIPt-PT-040A-LTLFireability-02 9709949 m, 20362 m/sec, 9710565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 459/899 86/2000 ShieldIIPt-PT-040A-LTLFireability-02 9814722 m, 20954 m/sec, 9815338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 464/899 87/2000 ShieldIIPt-PT-040A-LTLFireability-02 9922190 m, 21493 m/sec, 9922807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 469/899 88/2000 ShieldIIPt-PT-040A-LTLFireability-02 10027344 m, 21030 m/sec, 10027960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 474/899 89/2000 ShieldIIPt-PT-040A-LTLFireability-02 10128002 m, 20131 m/sec, 10128618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 479/899 89/2000 ShieldIIPt-PT-040A-LTLFireability-02 10232899 m, 20979 m/sec, 10233515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 484/899 90/2000 ShieldIIPt-PT-040A-LTLFireability-02 10334101 m, 20240 m/sec, 10334717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 489/899 91/2000 ShieldIIPt-PT-040A-LTLFireability-02 10431811 m, 19542 m/sec, 10432427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 494/899 92/2000 ShieldIIPt-PT-040A-LTLFireability-02 10533336 m, 20305 m/sec, 10533952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 499/899 93/2000 ShieldIIPt-PT-040A-LTLFireability-02 10630089 m, 19350 m/sec, 10630705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 504/899 93/2000 ShieldIIPt-PT-040A-LTLFireability-02 10726368 m, 19255 m/sec, 10726984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 509/899 94/2000 ShieldIIPt-PT-040A-LTLFireability-02 10823902 m, 19506 m/sec, 10824518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 514/899 95/2000 ShieldIIPt-PT-040A-LTLFireability-02 10928547 m, 20929 m/sec, 10929163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 519/899 96/2000 ShieldIIPt-PT-040A-LTLFireability-02 11028856 m, 20061 m/sec, 11029472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 524/899 97/2000 ShieldIIPt-PT-040A-LTLFireability-02 11127130 m, 19654 m/sec, 11127746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 529/899 98/2000 ShieldIIPt-PT-040A-LTLFireability-02 11226708 m, 19915 m/sec, 11227324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 534/899 98/2000 ShieldIIPt-PT-040A-LTLFireability-02 11325960 m, 19850 m/sec, 11326576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 539/899 99/2000 ShieldIIPt-PT-040A-LTLFireability-02 11422908 m, 19389 m/sec, 11423524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 544/899 100/2000 ShieldIIPt-PT-040A-LTLFireability-02 11521914 m, 19801 m/sec, 11522530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 549/899 101/2000 ShieldIIPt-PT-040A-LTLFireability-02 11621091 m, 19835 m/sec, 11621707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 554/899 102/2000 ShieldIIPt-PT-040A-LTLFireability-02 11718334 m, 19448 m/sec, 11718950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 559/899 103/2000 ShieldIIPt-PT-040A-LTLFireability-02 11813039 m, 18941 m/sec, 11813655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 564/899 103/2000 ShieldIIPt-PT-040A-LTLFireability-02 11909612 m, 19314 m/sec, 11910228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 569/899 104/2000 ShieldIIPt-PT-040A-LTLFireability-02 12002524 m, 18582 m/sec, 12003140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 574/899 105/2000 ShieldIIPt-PT-040A-LTLFireability-02 12112275 m, 21950 m/sec, 12112899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 579/899 106/2000 ShieldIIPt-PT-040A-LTLFireability-02 12224238 m, 22392 m/sec, 12224862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 584/899 107/2000 ShieldIIPt-PT-040A-LTLFireability-02 12333471 m, 21846 m/sec, 12334096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 589/899 108/2000 ShieldIIPt-PT-040A-LTLFireability-02 12442602 m, 21826 m/sec, 12443227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 594/899 109/2000 ShieldIIPt-PT-040A-LTLFireability-02 12548344 m, 21148 m/sec, 12548970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 599/899 110/2000 ShieldIIPt-PT-040A-LTLFireability-02 12649733 m, 20277 m/sec, 12650358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 604/899 110/2000 ShieldIIPt-PT-040A-LTLFireability-02 12751227 m, 20298 m/sec, 12751852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 609/899 111/2000 ShieldIIPt-PT-040A-LTLFireability-02 12850848 m, 19924 m/sec, 12851474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 614/899 112/2000 ShieldIIPt-PT-040A-LTLFireability-02 12963800 m, 22590 m/sec, 12964426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 619/899 113/2000 ShieldIIPt-PT-040A-LTLFireability-02 13072279 m, 21695 m/sec, 13072905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 624/899 114/2000 ShieldIIPt-PT-040A-LTLFireability-02 13177312 m, 21006 m/sec, 13177938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 629/899 115/2000 ShieldIIPt-PT-040A-LTLFireability-02 13285081 m, 21553 m/sec, 13285707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 634/899 115/2000 ShieldIIPt-PT-040A-LTLFireability-02 13388685 m, 20720 m/sec, 13389311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 639/899 116/2000 ShieldIIPt-PT-040A-LTLFireability-02 13489711 m, 20205 m/sec, 13490338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 644/899 117/2000 ShieldIIPt-PT-040A-LTLFireability-02 13594411 m, 20940 m/sec, 13595037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 649/899 118/2000 ShieldIIPt-PT-040A-LTLFireability-02 13696286 m, 20375 m/sec, 13696912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 654/899 119/2000 ShieldIIPt-PT-040A-LTLFireability-02 13796369 m, 20016 m/sec, 13796996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 659/899 120/2000 ShieldIIPt-PT-040A-LTLFireability-02 13893863 m, 19498 m/sec, 13894489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 664/899 120/2000 ShieldIIPt-PT-040A-LTLFireability-02 13993481 m, 19923 m/sec, 13994107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 669/899 121/2000 ShieldIIPt-PT-040A-LTLFireability-02 14091509 m, 19605 m/sec, 14092135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 674/899 122/2000 ShieldIIPt-PT-040A-LTLFireability-02 14195547 m, 20807 m/sec, 14196173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 679/899 123/2000 ShieldIIPt-PT-040A-LTLFireability-02 14294782 m, 19847 m/sec, 14295408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 684/899 124/2000 ShieldIIPt-PT-040A-LTLFireability-02 14391105 m, 19264 m/sec, 14391731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 689/899 124/2000 ShieldIIPt-PT-040A-LTLFireability-02 14488283 m, 19435 m/sec, 14488909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 694/899 125/2000 ShieldIIPt-PT-040A-LTLFireability-02 14584499 m, 19243 m/sec, 14585125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 699/899 126/2000 ShieldIIPt-PT-040A-LTLFireability-02 14678169 m, 18734 m/sec, 14678795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 704/899 127/2000 ShieldIIPt-PT-040A-LTLFireability-02 14772379 m, 18842 m/sec, 14773005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 709/899 127/2000 ShieldIIPt-PT-040A-LTLFireability-02 14876055 m, 20735 m/sec, 14876681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 714/899 128/2000 ShieldIIPt-PT-040A-LTLFireability-02 14975202 m, 19829 m/sec, 14975828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 719/899 129/2000 ShieldIIPt-PT-040A-LTLFireability-02 15072386 m, 19436 m/sec, 15073012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 724/899 130/2000 ShieldIIPt-PT-040A-LTLFireability-02 15176939 m, 20910 m/sec, 15177565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 729/899 131/2000 ShieldIIPt-PT-040A-LTLFireability-02 15278600 m, 20332 m/sec, 15279226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 734/899 132/2000 ShieldIIPt-PT-040A-LTLFireability-02 15377502 m, 19780 m/sec, 15378128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 739/899 132/2000 ShieldIIPt-PT-040A-LTLFireability-02 15476770 m, 19853 m/sec, 15477396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 744/899 133/2000 ShieldIIPt-PT-040A-LTLFireability-02 15575231 m, 19692 m/sec, 15575857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 749/899 134/2000 ShieldIIPt-PT-040A-LTLFireability-02 15671034 m, 19160 m/sec, 15671660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 754/899 135/2000 ShieldIIPt-PT-040A-LTLFireability-02 15768592 m, 19511 m/sec, 15769219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 759/899 136/2000 ShieldIIPt-PT-040A-LTLFireability-02 15872193 m, 20720 m/sec, 15872819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 764/899 136/2000 ShieldIIPt-PT-040A-LTLFireability-02 15973115 m, 20184 m/sec, 15973741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 769/899 137/2000 ShieldIIPt-PT-040A-LTLFireability-02 16070650 m, 19507 m/sec, 16071276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 774/899 138/2000 ShieldIIPt-PT-040A-LTLFireability-02 16170909 m, 20051 m/sec, 16171535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 779/899 139/2000 ShieldIIPt-PT-040A-LTLFireability-02 16268132 m, 19444 m/sec, 16268758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 784/899 140/2000 ShieldIIPt-PT-040A-LTLFireability-02 16363810 m, 19135 m/sec, 16364436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 789/899 140/2000 ShieldIIPt-PT-040A-LTLFireability-02 16460912 m, 19420 m/sec, 16461538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 794/899 141/2000 ShieldIIPt-PT-040A-LTLFireability-02 16558253 m, 19468 m/sec, 16558879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 799/899 142/2000 ShieldIIPt-PT-040A-LTLFireability-02 16653407 m, 19030 m/sec, 16654033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 804/899 143/2000 ShieldIIPt-PT-040A-LTLFireability-02 16745472 m, 18413 m/sec, 16746098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 809/899 143/2000 ShieldIIPt-PT-040A-LTLFireability-02 16840003 m, 18906 m/sec, 16840629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 814/899 144/2000 ShieldIIPt-PT-040A-LTLFireability-02 16932107 m, 18420 m/sec, 16932733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 819/899 145/2000 ShieldIIPt-PT-040A-LTLFireability-02 17040519 m, 21682 m/sec, 17041190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 824/899 146/2000 ShieldIIPt-PT-040A-LTLFireability-02 17153064 m, 22509 m/sec, 17153736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 829/899 147/2000 ShieldIIPt-PT-040A-LTLFireability-02 17261420 m, 21671 m/sec, 17262092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 834/899 148/2000 ShieldIIPt-PT-040A-LTLFireability-02 17364812 m, 20678 m/sec, 17365484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 839/899 149/2000 ShieldIIPt-PT-040A-LTLFireability-02 17472233 m, 21484 m/sec, 17472906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 844/899 150/2000 ShieldIIPt-PT-040A-LTLFireability-02 17581087 m, 21770 m/sec, 17581760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 849/899 151/2000 ShieldIIPt-PT-040A-LTLFireability-02 17687218 m, 21226 m/sec, 17687891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 854/899 151/2000 ShieldIIPt-PT-040A-LTLFireability-02 17789639 m, 20484 m/sec, 17790312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 859/899 152/2000 ShieldIIPt-PT-040A-LTLFireability-02 17893904 m, 20853 m/sec, 17894577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 864/899 153/2000 ShieldIIPt-PT-040A-LTLFireability-02 17994270 m, 20073 m/sec, 17994943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 869/899 154/2000 ShieldIIPt-PT-040A-LTLFireability-02 18092877 m, 19721 m/sec, 18093550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 874/899 155/2000 ShieldIIPt-PT-040A-LTLFireability-02 18194472 m, 20319 m/sec, 18195145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 879/899 156/2000 ShieldIIPt-PT-040A-LTLFireability-02 18292711 m, 19647 m/sec, 18293384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 884/899 156/2000 ShieldIIPt-PT-040A-LTLFireability-02 18388008 m, 19059 m/sec, 18388681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 889/899 157/2000 ShieldIIPt-PT-040A-LTLFireability-02 18486600 m, 19718 m/sec, 18487273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 894/899 158/2000 ShieldIIPt-PT-040A-LTLFireability-02 18587187 m, 20117 m/sec, 18587860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 899/899 159/2000 ShieldIIPt-PT-040A-LTLFireability-02 18690626 m, 20687 m/sec, 18691299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 7 (type EXCL) for ShieldIIPt-PT-040A-LTLFireability-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 ShieldIIPt-PT-040A-LTLFireability-14
[[35mlola[0m][I] time limit : 898 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ShieldIIPt-PT-040A-LTLFireability-02
[[35mlola[0m][I] time limit : 2695 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 5/2695 2/5 ShieldIIPt-PT-040A-LTLFireability-02 116938 m, -3714737 m/sec, 117214 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 5/898 1/2000 ShieldIIPt-PT-040A-LTLFireability-14 84681 m, 16936 m/sec, 84714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 10/2695 3/5 ShieldIIPt-PT-040A-LTLFireability-02 241669 m, 24946 m/sec, 242015 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 10/673 2/2000 ShieldIIPt-PT-040A-LTLFireability-14 172432 m, 17550 m/sec, 172465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 15/2695 4/5 ShieldIIPt-PT-040A-LTLFireability-02 359757 m, 23617 m/sec, 360110 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 15/673 3/2000 ShieldIIPt-PT-040A-LTLFireability-14 297008 m, 24915 m/sec, 297042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 20/2695 5/5 ShieldIIPt-PT-040A-LTLFireability-02 476312 m, 23311 m/sec, 476703 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 20/673 4/2000 ShieldIIPt-PT-040A-LTLFireability-14 420205 m, 24639 m/sec, 420239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 7 (type EXCL) for ShieldIIPt-PT-040A-LTLFireability-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 25/673 6/2000 ShieldIIPt-PT-040A-LTLFireability-14 539317 m, 23822 m/sec, 539351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 30/898 7/2000 ShieldIIPt-PT-040A-LTLFireability-14 655925 m, 23321 m/sec, 655959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 35/898 8/2000 ShieldIIPt-PT-040A-LTLFireability-14 768447 m, 22504 m/sec, 768481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 40/898 9/2000 ShieldIIPt-PT-040A-LTLFireability-14 895190 m, 25348 m/sec, 895225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 45/898 10/2000 ShieldIIPt-PT-040A-LTLFireability-14 1023159 m, 25593 m/sec, 1023194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 50/898 11/2000 ShieldIIPt-PT-040A-LTLFireability-14 1147222 m, 24812 m/sec, 1147257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 55/898 12/2000 ShieldIIPt-PT-040A-LTLFireability-14 1272459 m, 25047 m/sec, 1272494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 60/898 13/2000 ShieldIIPt-PT-040A-LTLFireability-14 1394037 m, 24315 m/sec, 1394072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 65/898 14/2000 ShieldIIPt-PT-040A-LTLFireability-14 1515039 m, 24200 m/sec, 1515074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 70/898 15/2000 ShieldIIPt-PT-040A-LTLFireability-14 1638796 m, 24751 m/sec, 1638831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 75/898 16/2000 ShieldIIPt-PT-040A-LTLFireability-14 1759793 m, 24199 m/sec, 1759828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 80/898 17/2000 ShieldIIPt-PT-040A-LTLFireability-14 1877259 m, 23493 m/sec, 1877294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 85/898 18/2000 ShieldIIPt-PT-040A-LTLFireability-14 1994183 m, 23384 m/sec, 1994218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 90/898 19/2000 ShieldIIPt-PT-040A-LTLFireability-14 2113410 m, 23845 m/sec, 2113445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 95/898 20/2000 ShieldIIPt-PT-040A-LTLFireability-14 2231597 m, 23637 m/sec, 2231632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 100/898 21/2000 ShieldIIPt-PT-040A-LTLFireability-14 2348712 m, 23423 m/sec, 2348747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 105/898 22/2000 ShieldIIPt-PT-040A-LTLFireability-14 2465073 m, 23272 m/sec, 2465108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 110/898 23/2000 ShieldIIPt-PT-040A-LTLFireability-14 2580125 m, 23010 m/sec, 2580160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 115/898 24/2000 ShieldIIPt-PT-040A-LTLFireability-14 2691428 m, 22260 m/sec, 2691463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 120/898 25/2000 ShieldIIPt-PT-040A-LTLFireability-14 2816269 m, 24968 m/sec, 2816305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 125/898 26/2000 ShieldIIPt-PT-040A-LTLFireability-14 2942341 m, 25214 m/sec, 2942377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 130/898 27/2000 ShieldIIPt-PT-040A-LTLFireability-14 3063972 m, 24326 m/sec, 3064008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 135/898 28/2000 ShieldIIPt-PT-040A-LTLFireability-14 3187022 m, 24610 m/sec, 3187058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 140/898 29/2000 ShieldIIPt-PT-040A-LTLFireability-14 3306648 m, 23925 m/sec, 3306684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 145/898 30/2000 ShieldIIPt-PT-040A-LTLFireability-14 3424712 m, 23612 m/sec, 3424748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 150/898 31/2000 ShieldIIPt-PT-040A-LTLFireability-14 3546389 m, 24335 m/sec, 3546425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 155/898 32/2000 ShieldIIPt-PT-040A-LTLFireability-14 3665056 m, 23733 m/sec, 3665092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 160/898 33/2000 ShieldIIPt-PT-040A-LTLFireability-14 3779624 m, 22913 m/sec, 3779660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 165/898 34/2000 ShieldIIPt-PT-040A-LTLFireability-14 3893883 m, 22851 m/sec, 3893919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 170/898 35/2000 ShieldIIPt-PT-040A-LTLFireability-14 4011006 m, 23424 m/sec, 4011042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 175/898 36/2000 ShieldIIPt-PT-040A-LTLFireability-14 4131829 m, 24164 m/sec, 4131865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 180/898 37/2000 ShieldIIPt-PT-040A-LTLFireability-14 4249889 m, 23612 m/sec, 4249925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 185/898 38/2000 ShieldIIPt-PT-040A-LTLFireability-14 4365973 m, 23216 m/sec, 4366009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 190/898 39/2000 ShieldIIPt-PT-040A-LTLFireability-14 4481642 m, 23133 m/sec, 4481678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 195/898 40/2000 ShieldIIPt-PT-040A-LTLFireability-14 4593293 m, 22330 m/sec, 4593329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 200/898 41/2000 ShieldIIPt-PT-040A-LTLFireability-14 4706926 m, 22726 m/sec, 4706962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 205/898 42/2000 ShieldIIPt-PT-040A-LTLFireability-14 4817886 m, 22192 m/sec, 4817922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 210/898 43/2000 ShieldIIPt-PT-040A-LTLFireability-14 4928327 m, 22088 m/sec, 4928363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 215/898 44/2000 ShieldIIPt-PT-040A-LTLFireability-14 5041440 m, 22622 m/sec, 5041476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 220/898 45/2000 ShieldIIPt-PT-040A-LTLFireability-14 5160481 m, 23808 m/sec, 5160517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 225/898 46/2000 ShieldIIPt-PT-040A-LTLFireability-14 5278250 m, 23553 m/sec, 5278287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 230/898 47/2000 ShieldIIPt-PT-040A-LTLFireability-14 5392690 m, 22888 m/sec, 5392726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 235/898 47/2000 ShieldIIPt-PT-040A-LTLFireability-14 5508229 m, 23107 m/sec, 5508265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 240/898 48/2000 ShieldIIPt-PT-040A-LTLFireability-14 5618413 m, 22036 m/sec, 5618449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 245/898 49/2000 ShieldIIPt-PT-040A-LTLFireability-14 5732808 m, 22879 m/sec, 5732844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 250/898 50/2000 ShieldIIPt-PT-040A-LTLFireability-14 5846633 m, 22765 m/sec, 5846669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 255/898 51/2000 ShieldIIPt-PT-040A-LTLFireability-14 5958860 m, 22445 m/sec, 5958896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 260/898 52/2000 ShieldIIPt-PT-040A-LTLFireability-14 6067599 m, 21747 m/sec, 6067635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 265/898 53/2000 ShieldIIPt-PT-040A-LTLFireability-14 6175148 m, 21509 m/sec, 6175184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 270/898 54/2000 ShieldIIPt-PT-040A-LTLFireability-14 6284895 m, 21949 m/sec, 6284931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 275/898 55/2000 ShieldIIPt-PT-040A-LTLFireability-14 6397912 m, 22603 m/sec, 6397948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 280/898 56/2000 ShieldIIPt-PT-040A-LTLFireability-14 6509555 m, 22328 m/sec, 6509591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 285/898 56/2000 ShieldIIPt-PT-040A-LTLFireability-14 6617480 m, 21585 m/sec, 6617516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 290/898 57/2000 ShieldIIPt-PT-040A-LTLFireability-14 6727452 m, 21994 m/sec, 6727488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 295/898 58/2000 ShieldIIPt-PT-040A-LTLFireability-14 6833122 m, 21134 m/sec, 6833158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 300/898 59/2000 ShieldIIPt-PT-040A-LTLFireability-14 6941978 m, 21771 m/sec, 6942014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 305/898 60/2000 ShieldIIPt-PT-040A-LTLFireability-14 7062346 m, 24073 m/sec, 7062382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 310/898 61/2000 ShieldIIPt-PT-040A-LTLFireability-14 7179840 m, 23498 m/sec, 7179876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 315/898 62/2000 ShieldIIPt-PT-040A-LTLFireability-14 7294026 m, 22837 m/sec, 7294062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 320/898 63/2000 ShieldIIPt-PT-040A-LTLFireability-14 7409760 m, 23146 m/sec, 7409796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 325/898 64/2000 ShieldIIPt-PT-040A-LTLFireability-14 7520952 m, 22238 m/sec, 7520988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 330/898 65/2000 ShieldIIPt-PT-040A-LTLFireability-14 7634366 m, 22682 m/sec, 7634402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 335/898 65/2000 ShieldIIPt-PT-040A-LTLFireability-14 7749148 m, 22956 m/sec, 7749184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 340/898 66/2000 ShieldIIPt-PT-040A-LTLFireability-14 7862024 m, 22575 m/sec, 7862060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 345/898 67/2000 ShieldIIPt-PT-040A-LTLFireability-14 7971015 m, 21798 m/sec, 7971051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 350/898 68/2000 ShieldIIPt-PT-040A-LTLFireability-14 8079979 m, 21792 m/sec, 8080015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 355/898 69/2000 ShieldIIPt-PT-040A-LTLFireability-14 8190406 m, 22085 m/sec, 8190442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 360/898 70/2000 ShieldIIPt-PT-040A-LTLFireability-14 8305155 m, 22949 m/sec, 8305191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 365/898 71/2000 ShieldIIPt-PT-040A-LTLFireability-14 8417740 m, 22517 m/sec, 8417776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 370/898 72/2000 ShieldIIPt-PT-040A-LTLFireability-14 8526657 m, 21783 m/sec, 8526693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 375/898 73/2000 ShieldIIPt-PT-040A-LTLFireability-14 8638008 m, 22270 m/sec, 8638044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 380/898 73/2000 ShieldIIPt-PT-040A-LTLFireability-14 8745067 m, 21411 m/sec, 8745103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 385/898 74/2000 ShieldIIPt-PT-040A-LTLFireability-14 8851544 m, 21295 m/sec, 8851580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 390/898 75/2000 ShieldIIPt-PT-040A-LTLFireability-14 8960468 m, 21784 m/sec, 8960504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 395/898 76/2000 ShieldIIPt-PT-040A-LTLFireability-14 9066366 m, 21179 m/sec, 9066403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 400/898 77/2000 ShieldIIPt-PT-040A-LTLFireability-14 9169161 m, 20559 m/sec, 9169197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for ShieldIIPt-PT-040A-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9184280
[[35mlola[0m][I] fired transitions : 9184318
[[35mlola[0m][I] time used : 401
[[35mlola[0m][I] memory pages used : 77
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 ShieldIIPt-PT-040A-LTLFireability-12
[[35mlola[0m][I] time limit : 1147 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for ShieldIIPt-PT-040A-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 ShieldIIPt-PT-040A-LTLFireability-06
[[35mlola[0m][I] time limit : 2294 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for ShieldIIPt-PT-040A-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1955 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1960 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1965 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1970 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1975 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1980 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1985 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1990 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1995 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2000 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2005 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2010 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2015 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2020 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2025 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2030 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2035 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2040 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2045 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2050 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2055 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2060 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2065 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2070 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2075 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2080 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2085 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2090 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2095 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2100 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLFireability-09: LTL false LTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldIIPt-PT-040A"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldIIPt-PT-040A, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683763100308"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldIIPt-PT-040A.tgz
mv ShieldIIPt-PT-040A execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;