MCC'2024- Execution of r357-tall-171683763100307

About the Execution of LoLA for ShieldIIPt-PT-040A

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16207.000	151737.00	151278.00	829.30	[undef]	Cannot compute

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r357-tall-171683763100307.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldIIPt-PT-040A, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683763100307
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 684K
-rw-r--r-- 1 mcc users 8.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 100K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 23 07:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 23 07:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 22:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 118K Apr 12 22:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Apr 12 22:09 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 66K Apr 12 22:09 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 212K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldIIPt-PT-040A-LTLCardinality-00
FORMULA_NAME ShieldIIPt-PT-040A-LTLCardinality-01
FORMULA_NAME ShieldIIPt-PT-040A-LTLCardinality-02
FORMULA_NAME ShieldIIPt-PT-040A-LTLCardinality-03
FORMULA_NAME ShieldIIPt-PT-040A-LTLCardinality-04
FORMULA_NAME ShieldIIPt-PT-040A-LTLCardinality-05
FORMULA_NAME ShieldIIPt-PT-040A-LTLCardinality-06
FORMULA_NAME ShieldIIPt-PT-040A-LTLCardinality-07
FORMULA_NAME ShieldIIPt-PT-040A-LTLCardinality-08
FORMULA_NAME ShieldIIPt-PT-040A-LTLCardinality-09
FORMULA_NAME ShieldIIPt-PT-040A-LTLCardinality-10
FORMULA_NAME ShieldIIPt-PT-040A-LTLCardinality-11
FORMULA_NAME ShieldIIPt-PT-040A-LTLCardinality-12
FORMULA_NAME ShieldIIPt-PT-040A-LTLCardinality-13
FORMULA_NAME ShieldIIPt-PT-040A-LTLCardinality-14
FORMULA_NAME ShieldIIPt-PT-040A-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717113745235

BK_STOP 1717113896972

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 ShieldIIPt-PT-040A-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 20 (type CNST) for 19 ShieldIIPt-PT-040A-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 35 (type CNST) for 34 ShieldIIPt-PT-040A-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for ShieldIIPt-PT-040A-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 20 (type CNST) for ShieldIIPt-PT-040A-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 35 (type CNST) for ShieldIIPt-PT-040A-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 38 (type CNST) for 37 ShieldIIPt-PT-040A-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 38 (type CNST) for ShieldIIPt-PT-040A-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ShieldIIPt-PT-040A-LTLCardinality-01
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ShieldIIPt-PT-040A-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21391
[[35mlola[0m][I] fired transitions : 21391
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 ShieldIIPt-PT-040A-LTLCardinality-15
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for ShieldIIPt-PT-040A-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2496
[[35mlola[0m][I] fired transitions : 2496
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 ShieldIIPt-PT-040A-LTLCardinality-14
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for ShieldIIPt-PT-040A-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 ShieldIIPt-PT-040A-LTLCardinality-13
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for ShieldIIPt-PT-040A-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21392
[[35mlola[0m][I] fired transitions : 21392
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 40 ShieldIIPt-PT-040A-LTLCardinality-12
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for ShieldIIPt-PT-040A-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 40 ShieldIIPt-PT-040A-LTLCardinality-12
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for ShieldIIPt-PT-040A-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21391
[[35mlola[0m][I] fired transitions : 21391
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 ShieldIIPt-PT-040A-LTLCardinality-09
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/449 11/2000 ShieldIIPt-PT-040A-LTLCardinality-09 1247883 m, 249576 m/sec, 1622066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 10/449 21/2000 ShieldIIPt-PT-040A-LTLCardinality-09 2554703 m, 261364 m/sec, 3443616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 15/449 31/2000 ShieldIIPt-PT-040A-LTLCardinality-09 3808324 m, 250724 m/sec, 5232247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 20/449 41/2000 ShieldIIPt-PT-040A-LTLCardinality-09 5024393 m, 243213 m/sec, 6986210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 25/449 50/2000 ShieldIIPt-PT-040A-LTLCardinality-09 6206366 m, 236394 m/sec, 8713907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 30/449 59/2000 ShieldIIPt-PT-040A-LTLCardinality-09 7358074 m, 230341 m/sec, 10440137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 35/449 68/2000 ShieldIIPt-PT-040A-LTLCardinality-09 8497856 m, 227956 m/sec, 12134220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 40/449 77/2000 ShieldIIPt-PT-040A-LTLCardinality-09 9604821 m, 221393 m/sec, 13798597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 45/449 85/2000 ShieldIIPt-PT-040A-LTLCardinality-09 10713167 m, 221669 m/sec, 15468314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 50/449 94/2000 ShieldIIPt-PT-040A-LTLCardinality-09 11816742 m, 220715 m/sec, 17115413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 55/449 102/2000 ShieldIIPt-PT-040A-LTLCardinality-09 12908936 m, 218438 m/sec, 18742098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 60/449 111/2000 ShieldIIPt-PT-040A-LTLCardinality-09 14012010 m, 220614 m/sec, 20417346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 65/449 119/2000 ShieldIIPt-PT-040A-LTLCardinality-09 15093607 m, 216319 m/sec, 22082206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 70/449 128/2000 ShieldIIPt-PT-040A-LTLCardinality-09 16146941 m, 210666 m/sec, 23714507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 75/449 136/2000 ShieldIIPt-PT-040A-LTLCardinality-09 17210983 m, 212808 m/sec, 25340500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 80/449 144/2000 ShieldIIPt-PT-040A-LTLCardinality-09 18250159 m, 207835 m/sec, 26975430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 85/449 152/2000 ShieldIIPt-PT-040A-LTLCardinality-09 19279193 m, 205806 m/sec, 28559976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 90/449 160/2000 ShieldIIPt-PT-040A-LTLCardinality-09 20316035 m, 207368 m/sec, 30146707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 95/449 168/2000 ShieldIIPt-PT-040A-LTLCardinality-09 21365673 m, 209927 m/sec, 31769119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 100/449 177/2000 ShieldIIPt-PT-040A-LTLCardinality-09 22402065 m, 207278 m/sec, 33406403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 105/449 185/2000 ShieldIIPt-PT-040A-LTLCardinality-09 23428357 m, 205258 m/sec, 35014612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 110/449 192/2000 ShieldIIPt-PT-040A-LTLCardinality-09 24436849 m, 201698 m/sec, 36634556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 115/449 200/2000 ShieldIIPt-PT-040A-LTLCardinality-09 25462858 m, 205201 m/sec, 38266942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 120/449 208/2000 ShieldIIPt-PT-040A-LTLCardinality-09 26476640 m, 202756 m/sec, 39871068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 125/449 216/2000 ShieldIIPt-PT-040A-LTLCardinality-09 27495038 m, 203679 m/sec, 41504172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 130/449 224/2000 ShieldIIPt-PT-040A-LTLCardinality-09 28498203 m, 200633 m/sec, 43084930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 135/449 232/2000 ShieldIIPt-PT-040A-LTLCardinality-09 29503781 m, 201115 m/sec, 44670900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 140/449 240/2000 ShieldIIPt-PT-040A-LTLCardinality-09 30504471 m, 200138 m/sec, 46258058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-040A-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-040A-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-040A-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 145/449 242/2000 ShieldIIPt-PT-040A-LTLCardinality-09 30829423 m, 64990 m/sec, 46775164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 405 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldIIPt-PT-040A"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldIIPt-PT-040A, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683763100307"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldIIPt-PT-040A.tgz
mv ShieldIIPt-PT-040A execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;