About the Execution of LoLA for ShieldIIPt-PT-005B
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16196.596 | 228360.00 | 233652.00 | 919.60 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683763000251.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldIIPt-PT-005B, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683763000251
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 588K
-rw-r--r-- 1 mcc users 7.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 19 07:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 21K May 19 19:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 20:38 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 139K Apr 12 20:38 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.8K Apr 12 20:37 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 78K Apr 12 20:37 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 83K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldIIPt-PT-005B-LTLCardinality-00
FORMULA_NAME ShieldIIPt-PT-005B-LTLCardinality-01
FORMULA_NAME ShieldIIPt-PT-005B-LTLCardinality-02
FORMULA_NAME ShieldIIPt-PT-005B-LTLCardinality-03
FORMULA_NAME ShieldIIPt-PT-005B-LTLCardinality-04
FORMULA_NAME ShieldIIPt-PT-005B-LTLCardinality-05
FORMULA_NAME ShieldIIPt-PT-005B-LTLCardinality-06
FORMULA_NAME ShieldIIPt-PT-005B-LTLCardinality-07
FORMULA_NAME ShieldIIPt-PT-005B-LTLCardinality-08
FORMULA_NAME ShieldIIPt-PT-005B-LTLCardinality-09
FORMULA_NAME ShieldIIPt-PT-005B-LTLCardinality-10
FORMULA_NAME ShieldIIPt-PT-005B-LTLCardinality-11
FORMULA_NAME ShieldIIPt-PT-005B-LTLCardinality-12
FORMULA_NAME ShieldIIPt-PT-005B-LTLCardinality-13
FORMULA_NAME ShieldIIPt-PT-005B-LTLCardinality-14
FORMULA_NAME ShieldIIPt-PT-005B-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717108602290
BK_STOP 1717108830650
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 11 (type CNST) for 10 ShieldIIPt-PT-005B-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 23 (type CNST) for 22 ShieldIIPt-PT-005B-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 23 (type CNST) for ShieldIIPt-PT-005B-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 11 (type CNST) for ShieldIIPt-PT-005B-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 20 (type CNST) for 19 ShieldIIPt-PT-005B-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 20 (type CNST) for ShieldIIPt-PT-005B-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 47 (type CNST) for 46 ShieldIIPt-PT-005B-LTLCardinality-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 50 (type CNST) for 49 ShieldIIPt-PT-005B-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 50 (type CNST) for ShieldIIPt-PT-005B-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 47 (type CNST) for ShieldIIPt-PT-005B-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 41 (type CNST) for 40 ShieldIIPt-PT-005B-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 41 (type CNST) for ShieldIIPt-PT-005B-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 ShieldIIPt-PT-005B-LTLCardinality-04
[[35mlola[0m][I] time limit : 325 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for ShieldIIPt-PT-005B-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 112
[[35mlola[0m][I] fired transitions : 112
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 ShieldIIPt-PT-005B-LTLCardinality-11
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for ShieldIIPt-PT-005B-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 112
[[35mlola[0m][I] fired transitions : 112
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 ShieldIIPt-PT-005B-LTLCardinality-10
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for ShieldIIPt-PT-005B-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 112
[[35mlola[0m][I] fired transitions : 112
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 ShieldIIPt-PT-005B-LTLCardinality-08
[[35mlola[0m][I] time limit : 447 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for ShieldIIPt-PT-005B-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 112
[[35mlola[0m][I] fired transitions : 112
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 ShieldIIPt-PT-005B-LTLCardinality-03
[[35mlola[0m][I] time limit : 511 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for ShieldIIPt-PT-005B-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 ShieldIIPt-PT-005B-LTLCardinality-13
[[35mlola[0m][I] time limit : 597 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for ShieldIIPt-PT-005B-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 ShieldIIPt-PT-005B-LTLCardinality-07
[[35mlola[0m][I] time limit : 716 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 5/716 22/2000 ShieldIIPt-PT-005B-LTLCardinality-07 3381944 m, 676388 m/sec, 4781216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 10/716 43/2000 ShieldIIPt-PT-005B-LTLCardinality-07 6465226 m, 616656 m/sec, 9324189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 15/716 60/2000 ShieldIIPt-PT-005B-LTLCardinality-07 9057953 m, 518545 m/sec, 13205805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 20/716 74/2000 ShieldIIPt-PT-005B-LTLCardinality-07 11326992 m, 453807 m/sec, 16730698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 25/716 89/2000 ShieldIIPt-PT-005B-LTLCardinality-07 13650039 m, 464609 m/sec, 20219567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 30/716 107/2000 ShieldIIPt-PT-005B-LTLCardinality-07 16322548 m, 534501 m/sec, 24375583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 35/716 127/2000 ShieldIIPt-PT-005B-LTLCardinality-07 19418204 m, 619131 m/sec, 29109588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 40/716 146/2000 ShieldIIPt-PT-005B-LTLCardinality-07 22324159 m, 581191 m/sec, 33479880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 45/716 162/2000 ShieldIIPt-PT-005B-LTLCardinality-07 24841668 m, 503501 m/sec, 37298081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 50/716 177/2000 ShieldIIPt-PT-005B-LTLCardinality-07 27081851 m, 448036 m/sec, 40899714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 55/716 191/2000 ShieldIIPt-PT-005B-LTLCardinality-07 29250413 m, 433712 m/sec, 44459686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 60/716 206/2000 ShieldIIPt-PT-005B-LTLCardinality-07 31523273 m, 454572 m/sec, 47810795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 65/716 220/2000 ShieldIIPt-PT-005B-LTLCardinality-07 33779472 m, 451239 m/sec, 51246499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 70/716 232/2000 ShieldIIPt-PT-005B-LTLCardinality-07 35603418 m, 364789 m/sec, 54383342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 75/716 251/2000 ShieldIIPt-PT-005B-LTLCardinality-07 38546081 m, 588532 m/sec, 58592141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 80/716 269/2000 ShieldIIPt-PT-005B-LTLCardinality-07 41297044 m, 550192 m/sec, 62781149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 85/716 284/2000 ShieldIIPt-PT-005B-LTLCardinality-07 43614240 m, 463439 m/sec, 66205414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 90/716 298/2000 ShieldIIPt-PT-005B-LTLCardinality-07 45758035 m, 428759 m/sec, 69430898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 95/716 311/2000 ShieldIIPt-PT-005B-LTLCardinality-07 47765333 m, 401459 m/sec, 72582057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 100/716 323/2000 ShieldIIPt-PT-005B-LTLCardinality-07 49570390 m, 361011 m/sec, 75676453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 105/716 342/2000 ShieldIIPt-PT-005B-LTLCardinality-07 52510062 m, 587934 m/sec, 80471406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 110/716 361/2000 ShieldIIPt-PT-005B-LTLCardinality-07 55462866 m, 590560 m/sec, 85274333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 115/716 381/2000 ShieldIIPt-PT-005B-LTLCardinality-07 58500977 m, 607622 m/sec, 90153533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 120/716 399/2000 ShieldIIPt-PT-005B-LTLCardinality-07 61331145 m, 566033 m/sec, 94846017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 125/716 418/2000 ShieldIIPt-PT-005B-LTLCardinality-07 64222650 m, 578301 m/sec, 99506698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 130/716 436/2000 ShieldIIPt-PT-005B-LTLCardinality-07 67051931 m, 565856 m/sec, 104111965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 135/716 455/2000 ShieldIIPt-PT-005B-LTLCardinality-07 69960587 m, 581731 m/sec, 108859367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 140/716 473/2000 ShieldIIPt-PT-005B-LTLCardinality-07 72737740 m, 555430 m/sec, 113386621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 145/716 492/2000 ShieldIIPt-PT-005B-LTLCardinality-07 75622848 m, 577021 m/sec, 118046421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 150/716 510/2000 ShieldIIPt-PT-005B-LTLCardinality-07 78472586 m, 569947 m/sec, 122648032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 155/716 528/2000 ShieldIIPt-PT-005B-LTLCardinality-07 81284496 m, 562382 m/sec, 127237337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 160/716 547/2000 ShieldIIPt-PT-005B-LTLCardinality-07 84115262 m, 566153 m/sec, 131851531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 165/716 565/2000 ShieldIIPt-PT-005B-LTLCardinality-07 86970456 m, 571038 m/sec, 136436947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 170/716 584/2000 ShieldIIPt-PT-005B-LTLCardinality-07 89801899 m, 566288 m/sec, 141044668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 175/716 602/2000 ShieldIIPt-PT-005B-LTLCardinality-07 92617078 m, 563035 m/sec, 145611841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 180/716 620/2000 ShieldIIPt-PT-005B-LTLCardinality-07 95479234 m, 572431 m/sec, 150030807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 620
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 185/716 639/2000 ShieldIIPt-PT-005B-LTLCardinality-07 98272827 m, 558718 m/sec, 154498602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 639
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 190/716 657/2000 ShieldIIPt-PT-005B-LTLCardinality-07 101059353 m, 557305 m/sec, 158937442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 657
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 195/716 674/2000 ShieldIIPt-PT-005B-LTLCardinality-07 103796860 m, 547501 m/sec, 163163979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 674
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 200/716 692/2000 ShieldIIPt-PT-005B-LTLCardinality-07 106492425 m, 539113 m/sec, 167129098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 692
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 205/716 710/2000 ShieldIIPt-PT-005B-LTLCardinality-07 109299640 m, 561443 m/sec, 171635687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 710
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005B-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005B-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 210/716 724/2000 ShieldIIPt-PT-005B-LTLCardinality-07 111386830 m, 417438 m/sec, 174671013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 724
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldIIPt-PT-005B"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldIIPt-PT-005B, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683763000251"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldIIPt-PT-005B.tgz
mv ShieldIIPt-PT-005B execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;