About the Execution of LoLA for ShieldIIPt-PT-005A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 318419.00 | 0.00 | 0.00 | FFF?TTTTF??FFTF? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r357-tall-171683763000243.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ShieldIIPt-PT-005A, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r357-tall-171683763000243
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 524K
-rw-r--r-- 1 mcc users 5.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 23 07:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 07:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 23 07:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 12 21:02 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 152K Apr 12 21:02 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 20:59 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 98K Apr 12 20:59 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 27K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldIIPt-PT-005A-LTLCardinality-00
FORMULA_NAME ShieldIIPt-PT-005A-LTLCardinality-01
FORMULA_NAME ShieldIIPt-PT-005A-LTLCardinality-02
FORMULA_NAME ShieldIIPt-PT-005A-LTLCardinality-03
FORMULA_NAME ShieldIIPt-PT-005A-LTLCardinality-04
FORMULA_NAME ShieldIIPt-PT-005A-LTLCardinality-05
FORMULA_NAME ShieldIIPt-PT-005A-LTLCardinality-06
FORMULA_NAME ShieldIIPt-PT-005A-LTLCardinality-07
FORMULA_NAME ShieldIIPt-PT-005A-LTLCardinality-08
FORMULA_NAME ShieldIIPt-PT-005A-LTLCardinality-09
FORMULA_NAME ShieldIIPt-PT-005A-LTLCardinality-10
FORMULA_NAME ShieldIIPt-PT-005A-LTLCardinality-11
FORMULA_NAME ShieldIIPt-PT-005A-LTLCardinality-12
FORMULA_NAME ShieldIIPt-PT-005A-LTLCardinality-13
FORMULA_NAME ShieldIIPt-PT-005A-LTLCardinality-14
FORMULA_NAME ShieldIIPt-PT-005A-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717108276271
FORMULA ShieldIIPt-PT-005A-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-005A-LTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-005A-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-005A-LTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-005A-LTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-005A-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-005A-LTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-005A-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-005A-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-005A-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-005A-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldIIPt-PT-005A-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717108594690
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 33 ShieldIIPt-PT-005A-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for ShieldIIPt-PT-005A-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 ShieldIIPt-PT-005A-LTLCardinality-04
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for ShieldIIPt-PT-005A-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 ShieldIIPt-PT-005A-LTLCardinality-08
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for ShieldIIPt-PT-005A-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 ShieldIIPt-PT-005A-LTLCardinality-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ShieldIIPt-PT-005A-LTLCardinality-07
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for ShieldIIPt-PT-005A-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for ShieldIIPt-PT-005A-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 ShieldIIPt-PT-005A-LTLCardinality-06
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for ShieldIIPt-PT-005A-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ShieldIIPt-PT-005A-LTLCardinality-05
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for ShieldIIPt-PT-005A-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ShieldIIPt-PT-005A-LTLCardinality-00
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ShieldIIPt-PT-005A-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 290
[[35mlola[0m][I] fired transitions : 296
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ShieldIIPt-PT-005A-LTLCardinality-02
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 ShieldIIPt-PT-005A-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for ShieldIIPt-PT-005A-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for ShieldIIPt-PT-005A-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 24
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 ShieldIIPt-PT-005A-LTLCardinality-12
[[35mlola[0m][I] time limit : 513 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for ShieldIIPt-PT-005A-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 ShieldIIPt-PT-005A-LTLCardinality-14
[[35mlola[0m][I] time limit : 719 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EQUN) for 45 ShieldIIPt-PT-005A-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for ShieldIIPt-PT-005A-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 ShieldIIPt-PT-005A-LTLCardinality-10
[[35mlola[0m][I] time limit : 899 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EQUN) for ShieldIIPt-PT-005A-LTLCardinality-15
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 5/899 16/2000 ShieldIIPt-PT-005A-LTLCardinality-10 2388191 m, 477638 m/sec, 3778804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 8 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 10/899 27/2000 ShieldIIPt-PT-005A-LTLCardinality-10 4098335 m, 342028 m/sec, 6695025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 15/899 36/2000 ShieldIIPt-PT-005A-LTLCardinality-10 5446974 m, 269727 m/sec, 9055202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 20/899 45/2000 ShieldIIPt-PT-005A-LTLCardinality-10 6803722 m, 271349 m/sec, 11441606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 25/899 53/2000 ShieldIIPt-PT-005A-LTLCardinality-10 8089130 m, 257081 m/sec, 13744660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 30/899 61/2000 ShieldIIPt-PT-005A-LTLCardinality-10 9372801 m, 256734 m/sec, 16070830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 35/899 70/2000 ShieldIIPt-PT-005A-LTLCardinality-10 10693485 m, 264136 m/sec, 18457532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 40/899 78/2000 ShieldIIPt-PT-005A-LTLCardinality-10 11971127 m, 255528 m/sec, 20786919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 45/899 86/2000 ShieldIIPt-PT-005A-LTLCardinality-10 13219104 m, 249595 m/sec, 23086429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 50/899 94/2000 ShieldIIPt-PT-005A-LTLCardinality-10 14449057 m, 245990 m/sec, 25367729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 55/899 102/2000 ShieldIIPt-PT-005A-LTLCardinality-10 15668175 m, 243823 m/sec, 27629735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 60/899 110/2000 ShieldIIPt-PT-005A-LTLCardinality-10 16842862 m, 234937 m/sec, 29837749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 65/899 117/2000 ShieldIIPt-PT-005A-LTLCardinality-10 18009702 m, 233368 m/sec, 32040423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 70/899 125/2000 ShieldIIPt-PT-005A-LTLCardinality-10 19227655 m, 243590 m/sec, 34325596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 75/899 133/2000 ShieldIIPt-PT-005A-LTLCardinality-10 20415221 m, 237513 m/sec, 36590429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 80/899 141/2000 ShieldIIPt-PT-005A-LTLCardinality-10 21621054 m, 241166 m/sec, 38876335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 85/899 149/2000 ShieldIIPt-PT-005A-LTLCardinality-10 22821607 m, 240110 m/sec, 41167479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 90/899 156/2000 ShieldIIPt-PT-005A-LTLCardinality-10 23970781 m, 229834 m/sec, 43365211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 95/899 164/2000 ShieldIIPt-PT-005A-LTLCardinality-10 25185078 m, 242859 m/sec, 45693095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 100/899 172/2000 ShieldIIPt-PT-005A-LTLCardinality-10 26455696 m, 254123 m/sec, 48152801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 105/899 180/2000 ShieldIIPt-PT-005A-LTLCardinality-10 27703333 m, 249527 m/sec, 50558654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 110/899 189/2000 ShieldIIPt-PT-005A-LTLCardinality-10 28977621 m, 254857 m/sec, 53022949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 115/899 197/2000 ShieldIIPt-PT-005A-LTLCardinality-10 30238169 m, 252109 m/sec, 55473261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 120/899 205/2000 ShieldIIPt-PT-005A-LTLCardinality-10 31484014 m, 249169 m/sec, 57899141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 125/899 213/2000 ShieldIIPt-PT-005A-LTLCardinality-10 32737257 m, 250648 m/sec, 60338082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 130/899 221/2000 ShieldIIPt-PT-005A-LTLCardinality-10 33982378 m, 249024 m/sec, 62774825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 135/899 229/2000 ShieldIIPt-PT-005A-LTLCardinality-10 35218262 m, 247176 m/sec, 65198358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 140/899 237/2000 ShieldIIPt-PT-005A-LTLCardinality-10 36453857 m, 247119 m/sec, 67619735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 145/899 245/2000 ShieldIIPt-PT-005A-LTLCardinality-10 37677046 m, 244637 m/sec, 70032735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 150/899 253/2000 ShieldIIPt-PT-005A-LTLCardinality-10 38899709 m, 244532 m/sec, 72444756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 155/899 261/2000 ShieldIIPt-PT-005A-LTLCardinality-10 40111734 m, 242405 m/sec, 74829056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 160/899 269/2000 ShieldIIPt-PT-005A-LTLCardinality-10 41324262 m, 242505 m/sec, 77220778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 165/899 277/2000 ShieldIIPt-PT-005A-LTLCardinality-10 42545035 m, 244154 m/sec, 79645128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 170/899 285/2000 ShieldIIPt-PT-005A-LTLCardinality-10 43777915 m, 246576 m/sec, 82081806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 175/899 292/2000 ShieldIIPt-PT-005A-LTLCardinality-10 45001867 m, 244790 m/sec, 84513529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 180/899 300/2000 ShieldIIPt-PT-005A-LTLCardinality-10 46233655 m, 246357 m/sec, 86963703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 185/899 308/2000 ShieldIIPt-PT-005A-LTLCardinality-10 47469324 m, 247133 m/sec, 89384502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 190/899 316/2000 ShieldIIPt-PT-005A-LTLCardinality-10 48622950 m, 230725 m/sec, 91685164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 195/899 323/2000 ShieldIIPt-PT-005A-LTLCardinality-10 49788093 m, 233028 m/sec, 94013984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 200/899 331/2000 ShieldIIPt-PT-005A-LTLCardinality-10 50939658 m, 230313 m/sec, 96319523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 205/899 338/2000 ShieldIIPt-PT-005A-LTLCardinality-10 52094403 m, 230949 m/sec, 98623411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 210/899 346/2000 ShieldIIPt-PT-005A-LTLCardinality-10 53248751 m, 230869 m/sec, 100932949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 215/899 353/2000 ShieldIIPt-PT-005A-LTLCardinality-10 54395133 m, 229276 m/sec, 103226594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 220/899 361/2000 ShieldIIPt-PT-005A-LTLCardinality-10 55536205 m, 228214 m/sec, 105515790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 225/899 368/2000 ShieldIIPt-PT-005A-LTLCardinality-10 56677438 m, 228246 m/sec, 107806537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 230/899 376/2000 ShieldIIPt-PT-005A-LTLCardinality-10 57813021 m, 227116 m/sec, 110097441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 235/899 383/2000 ShieldIIPt-PT-005A-LTLCardinality-10 58941209 m, 225637 m/sec, 112366591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 240/899 390/2000 ShieldIIPt-PT-005A-LTLCardinality-10 60075163 m, 226790 m/sec, 114646269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 245/899 397/2000 ShieldIIPt-PT-005A-LTLCardinality-10 61199608 m, 224889 m/sec, 116904758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 250/899 405/2000 ShieldIIPt-PT-005A-LTLCardinality-10 62323531 m, 224784 m/sec, 119168973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 255/899 412/2000 ShieldIIPt-PT-005A-LTLCardinality-10 63443788 m, 224051 m/sec, 121431926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 260/899 419/2000 ShieldIIPt-PT-005A-LTLCardinality-10 64556160 m, 222474 m/sec, 123685225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 265/899 427/2000 ShieldIIPt-PT-005A-LTLCardinality-10 65673673 m, 223502 m/sec, 125946156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 270/899 434/2000 ShieldIIPt-PT-005A-LTLCardinality-10 66785328 m, 222331 m/sec, 128197087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 275/899 441/2000 ShieldIIPt-PT-005A-LTLCardinality-10 67892703 m, 221475 m/sec, 130434053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 280/899 448/2000 ShieldIIPt-PT-005A-LTLCardinality-10 68996912 m, 220841 m/sec, 132680920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 285/899 455/2000 ShieldIIPt-PT-005A-LTLCardinality-10 70097388 m, 220095 m/sec, 134916356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 290/899 462/2000 ShieldIIPt-PT-005A-LTLCardinality-10 71195142 m, 219550 m/sec, 137152631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 295/899 469/2000 ShieldIIPt-PT-005A-LTLCardinality-10 72291378 m, 219247 m/sec, 139387045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 300/899 476/2000 ShieldIIPt-PT-005A-LTLCardinality-10 73379527 m, 217629 m/sec, 141601692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 305/899 484/2000 ShieldIIPt-PT-005A-LTLCardinality-10 74465945 m, 217283 m/sec, 143816080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mShieldIIPt-PT-005A-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mShieldIIPt-PT-005A-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ShieldIIPt-PT-005A-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 310/899 491/2000 ShieldIIPt-PT-005A-LTLCardinality-10 75552081 m, 217227 m/sec, 146022371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldIIPt-PT-005A"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ShieldIIPt-PT-005A, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r357-tall-171683763000243"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldIIPt-PT-005A.tgz
mv ShieldIIPt-PT-005A execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;