Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r351-tall-171679102000255.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool gold2023
Input is SafeBus-COL-80, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r351-tall-171679102000255
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 544K
-rw-r--r-- 1 mcc users 6.7K Apr 12 14:31 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K Apr 12 14:31 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Apr 12 14:31 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Apr 12 14:31 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K Apr 23 07:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Apr 23 07:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 14:31 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 134K Apr 12 14:31 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Apr 12 14:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 103K Apr 12 14:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 45K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SafeBus-COL-80-ReachabilityFireability-2024-00
FORMULA_NAME SafeBus-COL-80-ReachabilityFireability-2024-01
FORMULA_NAME SafeBus-COL-80-ReachabilityFireability-2024-02
FORMULA_NAME SafeBus-COL-80-ReachabilityFireability-2024-03
FORMULA_NAME SafeBus-COL-80-ReachabilityFireability-2024-04
FORMULA_NAME SafeBus-COL-80-ReachabilityFireability-2024-05
FORMULA_NAME SafeBus-COL-80-ReachabilityFireability-2024-06
FORMULA_NAME SafeBus-COL-80-ReachabilityFireability-2024-07
FORMULA_NAME SafeBus-COL-80-ReachabilityFireability-2024-08
FORMULA_NAME SafeBus-COL-80-ReachabilityFireability-2024-09
FORMULA_NAME SafeBus-COL-80-ReachabilityFireability-2024-10
FORMULA_NAME SafeBus-COL-80-ReachabilityFireability-2024-11
FORMULA_NAME SafeBus-COL-80-ReachabilityFireability-2024-12
FORMULA_NAME SafeBus-COL-80-ReachabilityFireability-2024-13
FORMULA_NAME SafeBus-COL-80-ReachabilityFireability-2024-14
FORMULA_NAME SafeBus-COL-80-ReachabilityFireability-2024-15

=== Now, execution of the tool begins

BK_START 1716869515724

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=gold2023
BK_EXAMINATION=ReachabilityFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SafeBus-COL-80
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2024-05-28 04:12:02] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityFireability, -timeout, 360, -rebuildPNML]
[2024-05-28 04:12:02] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-28 04:12:02] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2024-05-28 04:12:02] [WARNING] Using fallBack plugin, rng conformance not checked
[2024-05-28 04:12:03] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 440 ms
[2024-05-28 04:12:03] [INFO ] Detected 1 constant HL places corresponding to 80 PT places.
[2024-05-28 04:12:03] [INFO ] Imported 20 HL places and 14 HL transitions for a total of 13766 PT places and 4.2035361E7 transition bindings in 21 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityFireability.xml in 18 ms.
Working with output stream class java.io.PrintStream
FORMULA SafeBus-COL-80-ReachabilityFireability-2024-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SafeBus-COL-80-ReachabilityFireability-2024-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-05-28 04:12:03] [INFO ] Built PT skeleton of HLPN with 20 places and 14 transitions 68 arcs in 4 ms.
[2024-05-28 04:12:03] [INFO ] Skeletonized 14 HLPN properties in 0 ms.
Remains 2 properties that can be checked using skeleton over-approximation.
Initial state reduction rules removed 1 formulas.
FORMULA SafeBus-COL-80-ReachabilityFireability-2024-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Reduce places removed 3 places and 0 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Finished random walk after 82 steps, including 0 resets, run visited all 2 properties in 5 ms. (steps per millisecond=16 )
[2024-05-28 04:12:03] [INFO ] Flatten gal took : 15 ms
[2024-05-28 04:12:03] [INFO ] Flatten gal took : 4 ms
Domain [It(80), It(80)] of place AMC breaks symmetries in sort It
[2024-05-28 04:12:05] [INFO ] Unfolded HLPN to a Petri net with 13766 places and 550801 transitions 4295924 arcs in 2516 ms.
[2024-05-28 04:12:06] [INFO ] Unfolded 13 HLPN properties in 204 ms.
Initial state reduction rules removed 5 formulas.
[2024-05-28 04:12:07] [INFO ] Reduced 6240 identical enabling conditions.
[2024-05-28 04:12:08] [INFO ] Reduced 6240 identical enabling conditions.
[2024-05-28 04:12:09] [INFO ] Reduced 6240 identical enabling conditions.
[2024-05-28 04:12:09] [INFO ] Reduced 6240 identical enabling conditions.
Deduced a syphon composed of 80 places in 1255 ms
Reduce places removed 160 places and 160 transitions.
FORMULA SafeBus-COL-80-ReachabilityFireability-2024-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SafeBus-COL-80-ReachabilityFireability-2024-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SafeBus-COL-80-ReachabilityFireability-2024-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SafeBus-COL-80-ReachabilityFireability-2024-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SafeBus-COL-80-ReachabilityFireability-2024-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 2 resets, run finished after 29379 ms. (steps per millisecond=0 ) properties (out of 8) seen :7
FORMULA SafeBus-COL-80-ReachabilityFireability-2024-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SafeBus-COL-80-ReachabilityFireability-2024-10 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SafeBus-COL-80-ReachabilityFireability-2024-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SafeBus-COL-80-ReachabilityFireability-2024-06 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SafeBus-COL-80-ReachabilityFireability-2024-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SafeBus-COL-80-ReachabilityFireability-2024-03 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SafeBus-COL-80-ReachabilityFireability-2024-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Interrupted Best-First random walk after 81 steps, including 0 resets, run timeout after 13661 ms. (steps per millisecond=0 ) properties seen 0
Running SMT prover for 1 properties.
[2024-05-28 04:13:23] [INFO ] Flow matrix only has 38722 transitions (discarded 511919 similar events)
// Phase 1: matrix 38722 rows 13606 cols
[2024-05-28 04:13:30] [INFO ] Computed 325 invariants in 7074 ms
[2024-05-28 04:13:51] [INFO ] After 20325ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 13604 out of 13606 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 13606/13606 places, 550641/550641 transitions.
Applied a total of 0 rules in 3633 ms. Remains 13606 /13606 variables (removed 0) and now considering 550641/550641 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3663 ms. Remains : 13606/13606 places, 550641/550641 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 21140 ms. (steps per millisecond=0 ) properties (out of 1) seen :0
Interrupted Best-First random walk after 81 steps, including 0 resets, run timeout after 13267 ms. (steps per millisecond=0 ) properties seen 0
Interrupted probabilistic random walk after 65969 steps, run timeout after 102002 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 65969 steps, saw 57458 distinct states, run finished after 102005 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 1 properties.
[2024-05-28 04:16:15] [INFO ] Flow matrix only has 38722 transitions (discarded 511919 similar events)
[2024-05-28 04:16:15] [INFO ] Invariant cache hit.
[2024-05-28 04:16:37] [INFO ] After 20827ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 13604 out of 13606 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 13606/13606 places, 550641/550641 transitions.
Applied a total of 0 rules in 3185 ms. Remains 13606 /13606 variables (removed 0) and now considering 550641/550641 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3185 ms. Remains : 13606/13606 places, 550641/550641 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 13606/13606 places, 550641/550641 transitions.
Applied a total of 0 rules in 3175 ms. Remains 13606 /13606 variables (removed 0) and now considering 550641/550641 (removed 0) transitions.
[2024-05-28 04:16:43] [INFO ] Flow matrix only has 38722 transitions (discarded 511919 similar events)
[2024-05-28 04:16:43] [INFO ] Invariant cache hit.
[2024-05-28 04:16:45] [INFO ] Implicit Places using invariants in 1338 ms returned []
Implicit Place search using SMT only with invariants took 1342 ms to find 0 implicit places.
[2024-05-28 04:16:45] [INFO ] Flow matrix only has 38722 transitions (discarded 511919 similar events)
[2024-05-28 04:16:45] [INFO ] Invariant cache hit.
[2024-05-28 04:16:46] [INFO ] Dead Transitions using invariants and state equation in 1258 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 5847 ms. Remains : 13606/13606 places, 550641/550641 transitions.
Ensure Unique test removed 511919 transitions
Reduce isomorphic transitions removed 511919 transitions.
Iterating post reduction 0 with 511919 rules applied. Total rules applied 511919 place count 13606 transition count 38722
Applied a total of 511919 rules in 12620 ms. Remains 13606 /13606 variables (removed 0) and now considering 38722/550641 (removed 511919) transitions.
Running SMT prover for 1 properties.
[2024-05-28 04:17:03] [INFO ] Invariant cache hit.
[2024-05-28 04:17:23] [INFO ] After 19713ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
[2024-05-28 04:17:37] [INFO ] Export to MCC of 1 properties in file /home/mcc/execution/ReachabilityFireability.sr.xml took 3329 ms.
[2024-05-28 04:17:39] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 13606 places, 550641 transitions and 4295204 arcs took 1491 ms.
[2024-05-28 04:18:18] [INFO ] Flatten gal took : 26764 ms
Total runtime 375670 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SafeBus-COL-80
BK_EXAMINATION: ReachabilityFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
ReachabilityFireability
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 168600 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16285716 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/ReachabilityFireability.xml
lola: caught signal Terminated - aborting LoLA

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY


Time elapsed: 3215 secs. Pages in use: 0

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SafeBus-COL-80"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="gold2023"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool gold2023"
echo " Input is SafeBus-COL-80, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r351-tall-171679102000255"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SafeBus-COL-80.tgz
mv SafeBus-COL-80 execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;