About the Execution of LoLA for SatelliteMemory-PT-X01500Y0046
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3098.527 | 18184.00 | 18613.00 | 182.90 | FTFFFFFFFFFFFFFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r335-tall-171679082200468.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SatelliteMemory-PT-X01500Y0046, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r335-tall-171679082200468
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 524K
-rw-r--r-- 1 mcc users 8.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 94K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.2K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.8K Apr 13 08:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 88K Apr 13 08:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Apr 13 08:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 132K Apr 13 08:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 12 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rwxr-xr-x 1 mcc users 5.5K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-LTLFireability-00
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-LTLFireability-01
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-LTLFireability-02
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-LTLFireability-03
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-LTLFireability-04
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-LTLFireability-05
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-LTLFireability-06
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-LTLFireability-07
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-LTLFireability-08
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-LTLFireability-09
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-LTLFireability-10
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-LTLFireability-11
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-LTLFireability-12
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-LTLFireability-13
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-LTLFireability-14
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717108748147
FORMULA SatelliteMemory-PT-X01500Y0046-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-LTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m] [1m[32mSatelliteMemory-PT-X01500Y0046-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 18 secs. Pages in use: 110
BK_STOP 1717108766331
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 30 (type CNST) for 27 SatelliteMemory-PT-X01500Y0046-LTLFireability-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 30 (type CNST) for SatelliteMemory-PT-X01500Y0046-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 SatelliteMemory-PT-X01500Y0046-LTLFireability-04
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for SatelliteMemory-PT-X01500Y0046-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 44 SatelliteMemory-PT-X01500Y0046-LTLFireability-12
[[35mlola[0m][I] time limit : 144 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for SatelliteMemory-PT-X01500Y0046-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 37 SatelliteMemory-PT-X01500Y0046-LTLFireability-11
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for SatelliteMemory-PT-X01500Y0046-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 SatelliteMemory-PT-X01500Y0046-LTLFireability-03
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for SatelliteMemory-PT-X01500Y0046-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 SatelliteMemory-PT-X01500Y0046-LTLFireability-05
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for SatelliteMemory-PT-X01500Y0046-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 SatelliteMemory-PT-X01500Y0046-LTLFireability-08
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 0 SatelliteMemory-PT-X01500Y0046-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for SatelliteMemory-PT-X01500Y0046-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-09: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 5/327 34/2000 SatelliteMemory-PT-X01500Y0046-LTLFireability-08 5128797 m, 1025759 m/sec, 8330686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-09: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 10/327 65/2000 SatelliteMemory-PT-X01500Y0046-LTLFireability-08 9840696 m, 942379 m/sec, 15987907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-00: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-09: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 15/327 94/2000 SatelliteMemory-PT-X01500Y0046-LTLFireability-08 14358034 m, 903467 m/sec, 23329327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for SatelliteMemory-PT-X01500Y0046-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 16900226
[[35mlola[0m][I] fired transitions : 27461262
[[35mlola[0m][I] time used : 18
[[35mlola[0m][I] memory pages used : 110
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 SatelliteMemory-PT-X01500Y0046-LTLFireability-15
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for SatelliteMemory-PT-X01500Y0046-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 13
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 SatelliteMemory-PT-X01500Y0046-LTLFireability-14
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for SatelliteMemory-PT-X01500Y0046-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 SatelliteMemory-PT-X01500Y0046-LTLFireability-13
[[35mlola[0m][I] time limit : 447 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for SatelliteMemory-PT-X01500Y0046-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 SatelliteMemory-PT-X01500Y0046-LTLFireability-10
[[35mlola[0m][I] time limit : 511 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for SatelliteMemory-PT-X01500Y0046-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 27 SatelliteMemory-PT-X01500Y0046-LTLFireability-09
[[35mlola[0m][I] time limit : 597 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for SatelliteMemory-PT-X01500Y0046-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 SatelliteMemory-PT-X01500Y0046-LTLFireability-07
[[35mlola[0m][I] time limit : 716 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for SatelliteMemory-PT-X01500Y0046-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 SatelliteMemory-PT-X01500Y0046-LTLFireability-02
[[35mlola[0m][I] time limit : 895 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for SatelliteMemory-PT-X01500Y0046-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 SatelliteMemory-PT-X01500Y0046-LTLFireability-01
[[35mlola[0m][I] time limit : 1194 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for SatelliteMemory-PT-X01500Y0046-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 0 SatelliteMemory-PT-X01500Y0046-LTLFireability-00
[[35mlola[0m][I] time limit : 1791 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for SatelliteMemory-PT-X01500Y0046-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 SatelliteMemory-PT-X01500Y0046-LTLFireability-06
[[35mlola[0m][I] time limit : 3582 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for SatelliteMemory-PT-X01500Y0046-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SatelliteMemory-PT-X01500Y0046"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SatelliteMemory-PT-X01500Y0046, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r335-tall-171679082200468"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SatelliteMemory-PT-X01500Y0046.tgz
mv SatelliteMemory-PT-X01500Y0046 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;