About the Execution of LoLA for SatelliteMemory-PT-X01500Y0046
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 10523.315 | 433876.00 | 439459.00 | 1195.30 | FFTFTFTFTFTFFTTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r335-tall-171679082200466.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SatelliteMemory-PT-X01500Y0046, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r335-tall-171679082200466
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 524K
-rw-r--r-- 1 mcc users 8.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 94K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.2K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.8K Apr 13 08:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 88K Apr 13 08:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Apr 13 08:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 132K Apr 13 08:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 12 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rwxr-xr-x 1 mcc users 5.5K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717108720156
FORMULA SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG false tscc_search[0m
[[35mlola[0m] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 433 secs. Pages in use: 71
BK_STOP 1717109154032
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 17 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 133 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type FNDP) for 26 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 26 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 35 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][W] CANCELED task # 60 (type FNDP) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 35 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type FNDP) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11998
[[35mlola[0m][I] fired transitions : 18007
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 71 (type FNDP) for 3 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 3 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5634
[[35mlola[0m][I] fired transitions : 8452
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 71 (type FNDP) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 72 (type EQUN) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01 (obsolete)
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 5/276 13/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15 2977519 m, 595503 m/sec, 4837499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 10/276 25/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15 5946561 m, 593808 m/sec, 9661848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 15/276 38/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15 8897377 m, 590163 m/sec, 14457252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 20/276 50/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15 11773984 m, 575321 m/sec, 19132905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 25/276 62/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15 14582161 m, 561635 m/sec, 23696990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 30/276 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15 16888224 m, 461212 m/sec, 27444760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 16888224
[[35mlola[0m][I] fired transitions : 27444760
[[35mlola[0m][I] time used : 32
[[35mlola[0m][I] memory pages used : 71
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 50 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 297 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 50 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 324 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 3/324 19/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14 4371735 m, 874347 m/sec, 4384922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 8/324 39/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14 9233443 m, 972341 m/sec, 12546539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 13/324 46/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14 10883022 m, 329915 m/sec, 21217734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 18/324 53/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14 12598854 m, 343166 m/sec, 30218530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 23/324 60/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14 14221640 m, 324557 m/sec, 38741782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 28/324 67/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14 15805042 m, 316680 m/sec, 47045917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 33/324 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14 16912006 m, 221392 m/sec, 54767822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 38/324 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14 16912446 m, 88 m/sec, 60706602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 43/324 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14 16912880 m, 86 m/sec, 66577238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 48/324 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14 16913270 m, 78 m/sec, 71876903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 16913270
[[35mlola[0m][I] fired transitions : 71876903
[[35mlola[0m][I] time used : 48
[[35mlola[0m][I] memory pages used : 71
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 352 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11998
[[35mlola[0m][I] fired transitions : 17996
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 391 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 5/391 17/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11 4222105 m, 844421 m/sec, 6859798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 10/391 34/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11 8408939 m, 837366 m/sec, 13664360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 15/391 48/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11 11970156 m, 712243 m/sec, 19451315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 20/391 61/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11 15155272 m, 637023 m/sec, 24628826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 25/391 68/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11 16912062 m, 351358 m/sec, 30148177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 30/391 68/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11 16912468 m, 81 m/sec, 35638767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 35/391 68/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11 16912836 m, 73 m/sec, 40622719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 CTL EXCL 40/391 68/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11 16913194 m, 71 m/sec, 45457807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 16913270
[[35mlola[0m][I] fired transitions : 46503907
[[35mlola[0m][I] time used : 41
[[35mlola[0m][I] memory pages used : 68
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 434 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 17997
[[35mlola[0m][I] fired transitions : 68980
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 497 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 4/497 19/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08 4484677 m, 896935 m/sec, 7845184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 9/497 42/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08 9969091 m, 1096882 m/sec, 17442909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 14/497 63/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08 14923454 m, 990872 m/sec, 26113045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 16889632
[[35mlola[0m][I] fired transitions : 29553863
[[35mlola[0m][I] time used : 17
[[35mlola[0m][I] memory pages used : 71
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 577 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 2/577 4/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 746789 m, 149357 m/sec, 2331340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 7/577 12/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 2745050 m, 399652 m/sec, 8574014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 12/577 21/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 4780685 m, 407127 m/sec, 14937475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 17/577 28/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 6476042 m, 339071 m/sec, 20233297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 22/577 32/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 7444220 m, 193635 m/sec, 23261443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 27/577 40/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 9389346 m, 389025 m/sec, 29339979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 32/577 48/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 11309920 m, 384114 m/sec, 35341587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 37/577 56/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 13205132 m, 379042 m/sec, 41263434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 42/577 64/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 15075206 m, 374014 m/sec, 47106581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 47/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16911872 m, 367333 m/sec, 52941581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 52/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16912390 m, 103 m/sec, 59953942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 57/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16912872 m, 96 m/sec, 66449345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 62/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 79 m/sec, 72123043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 67/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 78393942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 72/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 84429731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 77/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 90594399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 82/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 96579102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 87/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 102406564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 92/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 108160730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 97/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 113542473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 102/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 119426711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 107/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 125479814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 112/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 131535254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 117/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 137627317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 122/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 141631075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 127/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 150862352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 132/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 159814679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 137/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 169081614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 142/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 178535454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 147/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 188293724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 152/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 198604104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 157/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 205667789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 162/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 211399551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 CTL EXCL 167/577 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07 16913270 m, 0 m/sec, 216518189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 16913270
[[35mlola[0m][I] fired transitions : 219841025
[[35mlola[0m][I] time used : 170
[[35mlola[0m][I] memory pages used : 71
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 658 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11999
[[35mlola[0m][I] fired transitions : 40493
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 823 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 2/823 3/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04 710361 m, 142072 m/sec, 3075044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 7/823 12/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04 2671505 m, 392228 m/sec, 11656605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 12/823 20/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04 4687949 m, 403288 m/sec, 20478152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 17/823 29/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04 6752147 m, 412839 m/sec, 29508741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 22/823 37/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04 8605113 m, 370593 m/sec, 37615553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 27/823 44/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04 10420163 m, 363010 m/sec, 45554393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 32/823 52/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04 12197851 m, 355537 m/sec, 53331760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 37/823 59/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04 13944738 m, 349377 m/sec, 60974140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 42/823 66/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04 15672706 m, 345593 m/sec, 68534149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 47/823 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04 16913270 m, 248112 m/sec, 75482453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 52/823 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04 16913270 m, 0 m/sec, 81047400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 57/823 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04 16913270 m, 0 m/sec, 86760849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 CTL EXCL 62/823 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04 16913270 m, 0 m/sec, 91845440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 16913270
[[35mlola[0m][I] fired transitions : 93008372
[[35mlola[0m][I] time used : 64
[[35mlola[0m][I] memory pages used : 71
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 14 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 1076 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 CTL EXCL 3/1076 16/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02 3639396 m, 727879 m/sec, 5911987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 CTL EXCL 8/1076 34/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02 8022725 m, 876665 m/sec, 13036938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 CTL EXCL 13/1076 50/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02 11783193 m, 752093 m/sec, 19147816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 CTL EXCL 18/1076 65/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02 15418261 m, 727013 m/sec, 25056397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 CTL EXCL 23/1076 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02 16912078 m, 298763 m/sec, 30377143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 CTL EXCL 28/1076 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02 16912534 m, 91 m/sec, 36531718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 CTL EXCL 33/1076 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02 16912816 m, 56 m/sec, 40336974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 CTL EXCL 38/1076 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02 16913116 m, 60 m/sec, 44405828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 CTL EXCL 43/1076 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02 16913270 m, 30 m/sec, 50335937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 CTL EXCL 48/1076 71/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02 16913270 m, 0 m/sec, 58271179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 15 (type EXCL) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 16913270
[[35mlola[0m][I] fired transitions : 59347245
[[35mlola[0m][I] time used : 49
[[35mlola[0m][I] memory pages used : 71
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 1589 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 28
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 35 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 3179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 AGEF EXCL 4/3179 19/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09 4750854 m, 950170 m/sec, 9501369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-01: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-06: EF true state equation[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-14: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSatelliteMemory-PT-X01500Y0046-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 AGEF EXCL 9/3179 33/2000 SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09 8456635 m, 741156 m/sec, 17900724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for SatelliteMemory-PT-X01500Y0046-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8456635
[[35mlola[0m][I] fired transitions : 21139999
[[35mlola[0m][I] time used : 12
[[35mlola[0m][I] memory pages used : 33
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SatelliteMemory-PT-X01500Y0046"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SatelliteMemory-PT-X01500Y0046, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r335-tall-171679082200466"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SatelliteMemory-PT-X01500Y0046.tgz
mv SatelliteMemory-PT-X01500Y0046 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;