About the Execution of LoLA for SafeBus-PT-06
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2714.491 | 525337.00 | 530914.00 | 1464.70 | TTTTFTTFFTTTTTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r335-tall-171679082100418.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SafeBus-PT-06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r335-tall-171679082100418
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.0M
-rw-r--r-- 1 mcc users 18K Apr 12 14:40 CTLCardinality.txt
-rw-r--r-- 1 mcc users 128K Apr 12 14:40 CTLCardinality.xml
-rw-r--r-- 1 mcc users 25K Apr 12 14:37 CTLFireability.txt
-rw-r--r-- 1 mcc users 140K Apr 12 14:37 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 6.3K Apr 23 07:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 32K Apr 23 07:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 25K Apr 23 07:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 94K Apr 23 07:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 19K Apr 12 14:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 152K Apr 12 14:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 173K Apr 12 14:52 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 840K Apr 12 14:52 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 5.6K Apr 23 07:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 303K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SafeBus-PT-06-CTLFireability-2024-00
FORMULA_NAME SafeBus-PT-06-CTLFireability-2024-01
FORMULA_NAME SafeBus-PT-06-CTLFireability-2024-02
FORMULA_NAME SafeBus-PT-06-CTLFireability-2024-03
FORMULA_NAME SafeBus-PT-06-CTLFireability-2024-04
FORMULA_NAME SafeBus-PT-06-CTLFireability-2024-05
FORMULA_NAME SafeBus-PT-06-CTLFireability-2024-06
FORMULA_NAME SafeBus-PT-06-CTLFireability-2024-07
FORMULA_NAME SafeBus-PT-06-CTLFireability-2024-08
FORMULA_NAME SafeBus-PT-06-CTLFireability-2024-09
FORMULA_NAME SafeBus-PT-06-CTLFireability-2024-10
FORMULA_NAME SafeBus-PT-06-CTLFireability-2024-11
FORMULA_NAME SafeBus-PT-06-CTLFireability-2024-12
FORMULA_NAME SafeBus-PT-06-CTLFireability-2024-13
FORMULA_NAME SafeBus-PT-06-CTLFireability-2024-14
FORMULA_NAME SafeBus-PT-06-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717101014238
FORMULA SafeBus-PT-06-CTLFireability-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SafeBus-PT-06-CTLFireability-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SafeBus-PT-06-CTLFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SafeBus-PT-06-CTLFireability-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SafeBus-PT-06-CTLFireability-2024-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SafeBus-PT-06-CTLFireability-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SafeBus-PT-06-CTLFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SafeBus-PT-06-CTLFireability-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SafeBus-PT-06-CTLFireability-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SafeBus-PT-06-CTLFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SafeBus-PT-06-CTLFireability-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SafeBus-PT-06-CTLFireability-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SafeBus-PT-06-CTLFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SafeBus-PT-06-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SafeBus-PT-06-CTLFireability-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SafeBus-PT-06-CTLFireability-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mSafeBus-PT-06-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mSafeBus-PT-06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mSafeBus-PT-06-CTLFireability-2024-04: F false state space / EG[0m
[[35mlola[0m] [1m[32mSafeBus-PT-06-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mSafeBus-PT-06-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mSafeBus-PT-06-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 525 secs. Pages in use: 29
BK_STOP 1717101539575
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 47 (type CNST) for 46 SafeBus-PT-06-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 47 (type CNST) for SafeBus-PT-06-CTLFireability-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 SafeBus-PT-06-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 150 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for SafeBus-PT-06-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 130
[[35mlola[0m][I] fired transitions : 392
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 SafeBus-PT-06-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for SafeBus-PT-06-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 130
[[35mlola[0m][I] fired transitions : 130
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 SafeBus-PT-06-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 12 SafeBus-PT-06-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for SafeBus-PT-06-CTLFireability-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 4/257 3/2000 SafeBus-PT-06-CTLFireability-2024-07 607719 m, 121543 m/sec, 2526501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 9/257 6/2000 SafeBus-PT-06-CTLFireability-2024-07 1179739 m, 114404 m/sec, 5186808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 14/257 8/2000 SafeBus-PT-06-CTLFireability-2024-07 1716320 m, 107316 m/sec, 7872876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 19/257 10/2000 SafeBus-PT-06-CTLFireability-2024-07 2231672 m, 103070 m/sec, 10584395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 24/257 12/2000 SafeBus-PT-06-CTLFireability-2024-07 2728459 m, 99357 m/sec, 13296101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 29/257 14/2000 SafeBus-PT-06-CTLFireability-2024-07 3207919 m, 95892 m/sec, 16010302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 34/257 16/2000 SafeBus-PT-06-CTLFireability-2024-07 3675510 m, 93518 m/sec, 18743496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 39/257 18/2000 SafeBus-PT-06-CTLFireability-2024-07 4129806 m, 90859 m/sec, 21472805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 44/257 20/2000 SafeBus-PT-06-CTLFireability-2024-07 4574445 m, 88927 m/sec, 24225839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 49/257 22/2000 SafeBus-PT-06-CTLFireability-2024-07 5016531 m, 88417 m/sec, 27034291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 54/257 23/2000 SafeBus-PT-06-CTLFireability-2024-07 5463096 m, 89313 m/sec, 29893737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 59/257 25/2000 SafeBus-PT-06-CTLFireability-2024-07 5906755 m, 88731 m/sec, 32818987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 64/257 27/2000 SafeBus-PT-06-CTLFireability-2024-07 6320738 m, 82796 m/sec, 35725822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 69/257 28/2000 SafeBus-PT-06-CTLFireability-2024-07 6598979 m, 55648 m/sec, 38203704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 74/257 29/2000 SafeBus-PT-06-CTLFireability-2024-07 6710341 m, 22272 m/sec, 40131183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 79/257 29/2000 SafeBus-PT-06-CTLFireability-2024-07 6791825 m, 16296 m/sec, 42125494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for SafeBus-PT-06-CTLFireability-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6816756
[[35mlola[0m][I] fired transitions : 43168056
[[35mlola[0m][I] time used : 82
[[35mlola[0m][I] memory pages used : 29
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 SafeBus-PT-06-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 270 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for SafeBus-PT-06-CTLFireability-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4039
[[35mlola[0m][I] fired transitions : 12924
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 SafeBus-PT-06-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 293 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for SafeBus-PT-06-CTLFireability-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 242
[[35mlola[0m][I] fired transitions : 336
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 33 SafeBus-PT-06-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 319 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for SafeBus-PT-06-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 130
[[35mlola[0m][I] fired transitions : 130
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 SafeBus-PT-06-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 390 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for SafeBus-PT-06-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7427
[[35mlola[0m][I] fired transitions : 18441
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 SafeBus-PT-06-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 439 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 2/439 3/2000 SafeBus-PT-06-CTLFireability-2024-03 517959 m, 103591 m/sec, 1150800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 7/439 6/2000 SafeBus-PT-06-CTLFireability-2024-03 1377390 m, 171886 m/sec, 3530716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 12/439 9/2000 SafeBus-PT-06-CTLFireability-2024-03 2108754 m, 146272 m/sec, 5892290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 17/439 12/2000 SafeBus-PT-06-CTLFireability-2024-03 2785636 m, 135376 m/sec, 8266782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 22/439 15/2000 SafeBus-PT-06-CTLFireability-2024-03 3416735 m, 126219 m/sec, 10644745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 27/439 17/2000 SafeBus-PT-06-CTLFireability-2024-03 4015580 m, 119769 m/sec, 13033680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 32/439 20/2000 SafeBus-PT-06-CTLFireability-2024-03 4585031 m, 113890 m/sec, 15429528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 37/439 22/2000 SafeBus-PT-06-CTLFireability-2024-03 5146390 m, 112271 m/sec, 17896119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 42/439 25/2000 SafeBus-PT-06-CTLFireability-2024-03 5713375 m, 113397 m/sec, 20424187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 47/439 27/2000 SafeBus-PT-06-CTLFireability-2024-03 6251125 m, 107550 m/sec, 23050054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 52/439 28/2000 SafeBus-PT-06-CTLFireability-2024-03 6603984 m, 70571 m/sec, 25427717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 57/439 29/2000 SafeBus-PT-06-CTLFireability-2024-03 6729180 m, 25039 m/sec, 27457495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 62/439 29/2000 SafeBus-PT-06-CTLFireability-2024-03 6815282 m, 17220 m/sec, 29687408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for SafeBus-PT-06-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6816756
[[35mlola[0m][I] fired transitions : 29904913
[[35mlola[0m][I] time used : 63
[[35mlola[0m][I] memory pages used : 29
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 SafeBus-PT-06-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 493 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 4/493 4/2000 SafeBus-PT-06-CTLFireability-2024-01 915843 m, 183168 m/sec, 2389228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 9/493 8/2000 SafeBus-PT-06-CTLFireability-2024-01 1751006 m, 167032 m/sec, 5049421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 14/493 11/2000 SafeBus-PT-06-CTLFireability-2024-01 2503074 m, 150413 m/sec, 7702259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 19/493 14/2000 SafeBus-PT-06-CTLFireability-2024-01 3207975 m, 140980 m/sec, 10371249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 24/493 17/2000 SafeBus-PT-06-CTLFireability-2024-01 3873603 m, 133125 m/sec, 13052576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 29/493 20/2000 SafeBus-PT-06-CTLFireability-2024-01 4508975 m, 127074 m/sec, 15753884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 34/493 22/2000 SafeBus-PT-06-CTLFireability-2024-01 5133192 m, 124843 m/sec, 18515001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 39/493 25/2000 SafeBus-PT-06-CTLFireability-2024-01 5776174 m, 128596 m/sec, 21436852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 44/493 27/2000 SafeBus-PT-06-CTLFireability-2024-01 6373992 m, 119563 m/sec, 24446653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 49/493 28/2000 SafeBus-PT-06-CTLFireability-2024-01 6649735 m, 55148 m/sec, 26798714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 54/493 29/2000 SafeBus-PT-06-CTLFireability-2024-01 6759229 m, 21898 m/sec, 28859466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for SafeBus-PT-06-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6816756
[[35mlola[0m][I] fired transitions : 30680163
[[35mlola[0m][I] time used : 58
[[35mlola[0m][I] memory pages used : 29
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 SafeBus-PT-06-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 566 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 1/566 1/2000 SafeBus-PT-06-CTLFireability-2024-00 145123 m, 29024 m/sec, 696200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 6/566 4/2000 SafeBus-PT-06-CTLFireability-2024-00 822171 m, 135409 m/sec, 4414997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 11/566 7/2000 SafeBus-PT-06-CTLFireability-2024-00 1423321 m, 120230 m/sec, 8062062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 16/566 9/2000 SafeBus-PT-06-CTLFireability-2024-00 1990487 m, 113433 m/sec, 11692300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 21/566 11/2000 SafeBus-PT-06-CTLFireability-2024-00 2536115 m, 109125 m/sec, 15301778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 26/566 14/2000 SafeBus-PT-06-CTLFireability-2024-00 3062871 m, 105351 m/sec, 18896571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 31/566 16/2000 SafeBus-PT-06-CTLFireability-2024-00 3573506 m, 102127 m/sec, 22477138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 36/566 18/2000 SafeBus-PT-06-CTLFireability-2024-00 4071239 m, 99546 m/sec, 26054956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 41/566 20/2000 SafeBus-PT-06-CTLFireability-2024-00 4555406 m, 96833 m/sec, 29621452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 46/566 22/2000 SafeBus-PT-06-CTLFireability-2024-00 5035045 m, 95927 m/sec, 33234244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 51/566 24/2000 SafeBus-PT-06-CTLFireability-2024-00 5519619 m, 96914 m/sec, 36903058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 56/566 26/2000 SafeBus-PT-06-CTLFireability-2024-00 5997013 m, 95478 m/sec, 40622283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 61/566 27/2000 SafeBus-PT-06-CTLFireability-2024-00 6430333 m, 86664 m/sec, 44274512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 66/566 28/2000 SafeBus-PT-06-CTLFireability-2024-00 6648724 m, 43678 m/sec, 46915159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 71/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6756456 m, 21546 m/sec, 49254132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 76/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 12060 m/sec, 51756381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 81/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 54901463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 86/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 58198064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 91/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 61610126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 96/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 65048739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 101/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 68532498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 106/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 72093897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 111/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 75638277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 116/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 79172210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 121/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 82758755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 126/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 86445096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 131/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 90213112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 136/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 93957605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 141/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 96960186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 146/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 99268040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 151/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 101760299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 156/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 105939483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 161/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 110053695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 166/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 114142930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 171/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 118156222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 176/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 122041060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 181/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 125795952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 186/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 129388025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 191/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 132927502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 196/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 136434369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 201/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 139874192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 206/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 143279891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 211/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 146759328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 216/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 150367346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 221/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 153940306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 226/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 156516691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 231/566 29/2000 SafeBus-PT-06-CTLFireability-2024-00 6816756 m, 0 m/sec, 158898439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for SafeBus-PT-06-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6816756
[[35mlola[0m][I] fired transitions : 160729579
[[35mlola[0m][I] time used : 235
[[35mlola[0m][I] memory pages used : 29
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 12 SafeBus-PT-06-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 632 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for SafeBus-PT-06-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1977
[[35mlola[0m][I] fired transitions : 5877
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 SafeBus-PT-06-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 790 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for SafeBus-PT-06-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 130
[[35mlola[0m][I] fired transitions : 130
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 SafeBus-PT-06-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 1053 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for SafeBus-PT-06-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 130
[[35mlola[0m][I] fired transitions : 397
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 SafeBus-PT-06-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 1580 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for SafeBus-PT-06-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1879
[[35mlola[0m][I] fired transitions : 3700
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 SafeBus-PT-06-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 3161 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 1/3161 1/2000 SafeBus-PT-06-CTLFireability-2024-08 192431 m, 38486 m/sec, 1006905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 6/3161 4/2000 SafeBus-PT-06-CTLFireability-2024-08 812449 m, 124003 m/sec, 5229972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 11/3161 6/2000 SafeBus-PT-06-CTLFireability-2024-08 1337617 m, 105033 m/sec, 9313253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 16/3161 8/2000 SafeBus-PT-06-CTLFireability-2024-08 1836256 m, 99727 m/sec, 13439255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 21/3161 10/2000 SafeBus-PT-06-CTLFireability-2024-08 2314911 m, 95731 m/sec, 17589808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 26/3161 12/2000 SafeBus-PT-06-CTLFireability-2024-08 2781517 m, 93321 m/sec, 21733387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 31/3161 14/2000 SafeBus-PT-06-CTLFireability-2024-08 3223695 m, 88435 m/sec, 25763507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 36/3161 16/2000 SafeBus-PT-06-CTLFireability-2024-08 3659065 m, 87074 m/sec, 29826228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 41/3161 18/2000 SafeBus-PT-06-CTLFireability-2024-08 4081096 m, 84406 m/sec, 33869376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 46/3161 19/2000 SafeBus-PT-06-CTLFireability-2024-08 4494251 m, 82631 m/sec, 37902822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 51/3161 21/2000 SafeBus-PT-06-CTLFireability-2024-08 4897773 m, 80704 m/sec, 41971605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 56/3161 23/2000 SafeBus-PT-06-CTLFireability-2024-08 5286796 m, 77804 m/sec, 46084830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 61/3161 24/2000 SafeBus-PT-06-CTLFireability-2024-08 5685219 m, 79684 m/sec, 50290596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 66/3161 26/2000 SafeBus-PT-06-CTLFireability-2024-08 6081572 m, 79270 m/sec, 54470638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 71/3161 28/2000 SafeBus-PT-06-CTLFireability-2024-08 6444376 m, 72560 m/sec, 58570809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 76/3161 28/2000 SafeBus-PT-06-CTLFireability-2024-08 6651494 m, 41423 m/sec, 61599967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mSafeBus-PT-06-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mSafeBus-PT-06-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-PT-06-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 81/3161 29/2000 SafeBus-PT-06-CTLFireability-2024-08 6752139 m, 20129 m/sec, 64071018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for SafeBus-PT-06-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6816756
[[35mlola[0m][I] fired transitions : 66439465
[[35mlola[0m][I] time used : 86
[[35mlola[0m][I] memory pages used : 29
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SafeBus-PT-06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SafeBus-PT-06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r335-tall-171679082100418"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SafeBus-PT-06.tgz
mv SafeBus-PT-06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;