About the Execution of LoLA for SafeBus-COL-50
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16155.180 | 3188295.00 | 3888083.00 | 9355.70 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r335-tall-171679082000394.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is SafeBus-COL-50, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r335-tall-171679082000394
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 540K
-rw-r--r-- 1 mcc users 6.6K Apr 12 14:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K Apr 12 14:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Apr 12 14:44 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K Apr 12 14:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 23 07:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 12 14:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 148K Apr 12 14:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 14:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 89K Apr 12 14:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 43K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SafeBus-COL-50-CTLFireability-2024-00
FORMULA_NAME SafeBus-COL-50-CTLFireability-2024-01
FORMULA_NAME SafeBus-COL-50-CTLFireability-2024-02
FORMULA_NAME SafeBus-COL-50-CTLFireability-2024-03
FORMULA_NAME SafeBus-COL-50-CTLFireability-2024-04
FORMULA_NAME SafeBus-COL-50-CTLFireability-2024-05
FORMULA_NAME SafeBus-COL-50-CTLFireability-2024-06
FORMULA_NAME SafeBus-COL-50-CTLFireability-2024-07
FORMULA_NAME SafeBus-COL-50-CTLFireability-2024-08
FORMULA_NAME SafeBus-COL-50-CTLFireability-2024-09
FORMULA_NAME SafeBus-COL-50-CTLFireability-2024-10
FORMULA_NAME SafeBus-COL-50-CTLFireability-2024-11
FORMULA_NAME SafeBus-COL-50-CTLFireability-2024-12
FORMULA_NAME SafeBus-COL-50-CTLFireability-2024-13
FORMULA_NAME SafeBus-COL-50-CTLFireability-2024-14
FORMULA_NAME SafeBus-COL-50-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717098351140
BK_STOP 1717101539435
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 86 (type SKEL/FNDP) for 15 SafeBus-COL-50-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] Places: 5606, Transitions: 140251
[[35mlola[0m][I] LAUNCH task # 87 (type SKEL/EQUN) for 15 SafeBus-COL-50-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 88 (type SKEL/SRCH) for 15 SafeBus-COL-50-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 88 (type SKEL/SRCH) for SafeBus-COL-50-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 86 (type FNDP) for SafeBus-COL-50-CTLFireability-2024-01 (obsolete)
[[35mlola[0m][W] CANCELED task # 87 (type EQUN) for SafeBus-COL-50-CTLFireability-2024-01 (obsolete)
[[35mlola[0m][I] FINISHED task # 86 (type SKEL/FNDP) for SafeBus-COL-50-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 87 (type SKEL/EQUN) for SafeBus-COL-50-CTLFireability-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][W] findlow criterion violated for transition 11
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 10
[[35mlola[0m][W] findlow criterion violated for transition 2
[[35mlola[0m][W] findlow criterion violated for transition 7
[[35mlola[0m][W] findlow criterion violated for transition 8
[[35mlola[0m][W] findlow criterion violated for transition 0
[[35mlola[0m][W] findlow criterion violated for transition 13
[[35mlola[0m][W] findlow criterion violated for 7 clusters
[[35mlola[0m][I] Time for checking findlow: 8
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 89 (type SKEL/SRCH) for 0 SafeBus-COL-50-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 1 0 1 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 89 CTL SRCH 0/2448 0/5 SafeBus-COL-50-CTLFireability-2024-00 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 90 (type SKEL/SRCH) for 0 SafeBus-COL-50-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 90 (type SKEL/SRCH) for SafeBus-COL-50-CTLFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 89 (type SKEL/SRCH) for SafeBus-COL-50-CTLFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1667 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1677 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1682 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1687 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1692 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1697 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1702 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1707 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1712 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1837 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1852 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1857 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1862 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1867 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1872 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1877 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1882 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1887 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1892 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1897 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1902 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1907 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1912 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1917 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1922 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1927 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1932 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1937 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1942 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1947 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1952 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1957 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1962 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1967 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1972 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1977 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1982 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1987 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1992 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1997 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2002 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2007 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2012 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2017 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2022 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2027 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2032 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2037 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2042 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2047 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2052 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2057 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2062 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2067 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2072 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2077 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2082 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2087 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2092 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2097 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2102 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2107 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2112 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2117 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2122 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2127 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2132 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2137 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2142 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2147 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2152 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2157 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2162 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2167 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2172 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2177 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2182 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2187 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2192 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2197 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2202 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2207 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2212 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2217 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2222 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2227 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2232 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2237 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2242 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2247 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2252 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2257 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2262 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2267 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2272 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2277 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2282 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2287 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2292 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2297 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2302 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2307 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2312 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2317 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2322 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2327 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2332 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2337 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2342 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2347 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2352 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2357 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2362 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2367 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2372 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2377 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2382 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2387 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2392 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2397 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2402 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2407 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2412 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2417 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2422 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2427 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2432 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2437 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2442 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2447 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2452 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2457 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2462 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2467 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2472 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2477 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2482 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2487 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2492 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2497 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2502 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2507 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2512 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2518 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2523 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2528 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2533 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2538 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2543 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2548 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2553 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2558 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2563 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2568 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2573 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2578 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2583 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2588 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2593 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2598 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2603 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2608 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2613 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2618 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2623 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2628 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2633 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2638 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2643 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2648 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-13: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2653 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-00: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-01: DISJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-03: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] SafeBus-COL-50-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SafeBus-COL-50"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is SafeBus-COL-50, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r335-tall-171679082000394"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SafeBus-COL-50.tgz
mv SafeBus-COL-50 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;