About the Execution of LoLA for RwMutex-PT-r2000w0010
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16154.584 | 104210.00 | 173311.00 | 317.10 | F???F??F?????F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r335-tall-171679081900348.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RwMutex-PT-r2000w0010, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r335-tall-171679081900348
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 5.0M
-rw-r--r-- 1 mcc users 7.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 23 07:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Apr 13 07:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 180K Apr 13 07:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K Apr 13 07:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 145K Apr 13 07:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 11 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 4.4M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-00
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-01
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-02
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-03
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-04
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-05
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-06
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-07
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-08
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-09
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-10
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-11
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-12
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-13
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-14
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717092265262
FORMULA RwMutex-PT-r2000w0010-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717092369472
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/SRCH) for 3 RwMutex-PT-r2000w0010-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2006
[[35mlola[0m][I] fired transitions : 2007
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/FNDP) for 12 RwMutex-PT-r2000w0010-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type SKEL/EQUN) for 12 RwMutex-PT-r2000w0010-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/SRCH) for 12 RwMutex-PT-r2000w0010-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 67 (type FNDP) for RwMutex-PT-r2000w0010-LTLFireability-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 68 (type EQUN) for RwMutex-PT-r2000w0010-LTLFireability-04 (obsolete)
[[35mlola[0m][I] FINISHED task # 67 (type SKEL/FNDP) for RwMutex-PT-r2000w0010-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 68 (type SKEL/EQUN) for RwMutex-PT-r2000w0010-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 9 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/SRCH) for 44 RwMutex-PT-r2000w0010-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type SKEL/FNDP) for 47 RwMutex-PT-r2000w0010-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type SKEL/EQUN) for 47 RwMutex-PT-r2000w0010-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 75 (type SKEL/SRCH) for 47 RwMutex-PT-r2000w0010-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type SKEL/FNDP) for RwMutex-PT-r2000w0010-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for RwMutex-PT-r2000w0010-LTLFireability-13 (obsolete)
[[35mlola[0m][W] CANCELED task # 75 (type SRCH) for RwMutex-PT-r2000w0010-LTLFireability-13 (obsolete)
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 74 (type SKEL/EQUN) for RwMutex-PT-r2000w0010-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-00: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-13: CONJ 0 0 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-14: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 79 (type EXCL) for 47 RwMutex-PT-r2000w0010-LTLFireability-13
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 77 (type FNDP) for 47 RwMutex-PT-r2000w0010-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type EQUN) for 47 RwMutex-PT-r2000w0010-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 77 (type FNDP) for RwMutex-PT-r2000w0010-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 78 (type EQUN) for RwMutex-PT-r2000w0010-LTLFireability-13 (obsolete)
[[35mlola[0m][W] CANCELED task # 79 (type EXCL) for RwMutex-PT-r2000w0010-LTLFireability-13 (obsolete)
[[35mlola[0m][I] FINISHED task # 78 (type EQUN) for RwMutex-PT-r2000w0010-LTLFireability-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 RwMutex-PT-r2000w0010-LTLFireability-07
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for RwMutex-PT-r2000w0010-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 83 (type EXCL) for 12 RwMutex-PT-r2000w0010-LTLFireability-04
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 81 (type FNDP) for 12 RwMutex-PT-r2000w0010-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 82 (type EQUN) for 12 RwMutex-PT-r2000w0010-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 81 (type FNDP) for RwMutex-PT-r2000w0010-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 82 (type EQUN) for RwMutex-PT-r2000w0010-LTLFireability-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 83 (type EXCL) for RwMutex-PT-r2000w0010-LTLFireability-04 (obsolete)
[[35mlola[0m][I] FINISHED task # 82 (type EQUN) for RwMutex-PT-r2000w0010-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 85 (type EXCL) for 0 RwMutex-PT-r2000w0010-LTLFireability-00
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 88 (type EQUN) for 0 RwMutex-PT-r2000w0010-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 85 (type EXCL) for RwMutex-PT-r2000w0010-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 88 (type EQUN) for RwMutex-PT-r2000w0010-LTLFireability-00 (obsolete)
[[35mlola[0m][I] FINISHED task # 88 (type EQUN) for RwMutex-PT-r2000w0010-LTLFireability-00
[[35mlola[0m][I] result : true
[*** LOG ERROR #0001 ***] [2024-05-30 18:04:41] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0002 ***] [2024-05-30 18:04:50] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 RwMutex-PT-r2000w0010-LTLFireability-02
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for RwMutex-PT-r2000w0010-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14
[[35mlola[0m][I] fired transitions : 1492
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 54 RwMutex-PT-r2000w0010-LTLFireability-14
[[35mlola[0m][I] time limit : 274 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for RwMutex-PT-r2000w0010-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 504
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 RwMutex-PT-r2000w0010-LTLFireability-12
[[35mlola[0m][I] time limit : 323 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for RwMutex-PT-r2000w0010-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 513
[[35mlola[0m][I] fired transitions : 513
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 RwMutex-PT-r2000w0010-LTLFireability-01
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 4/356 1/2000 RwMutex-PT-r2000w0010-LTLFireability-01 23237 m, 4647 m/sec, 95217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 9/356 4/2000 RwMutex-PT-r2000w0010-LTLFireability-01 150991 m, 25550 m/sec, 705250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 14/356 7/2000 RwMutex-PT-r2000w0010-LTLFireability-01 271201 m, 24042 m/sec, 1326773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 19/356 9/2000 RwMutex-PT-r2000w0010-LTLFireability-01 393385 m, 24436 m/sec, 1957873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 24/356 12/2000 RwMutex-PT-r2000w0010-LTLFireability-01 512853 m, 23893 m/sec, 2594735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 29/356 15/2000 RwMutex-PT-r2000w0010-LTLFireability-01 624826 m, 22394 m/sec, 3229609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 34/356 17/2000 RwMutex-PT-r2000w0010-LTLFireability-01 737677 m, 22570 m/sec, 3855680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 39/356 20/2000 RwMutex-PT-r2000w0010-LTLFireability-01 854054 m, 23275 m/sec, 4471328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 44/356 22/2000 RwMutex-PT-r2000w0010-LTLFireability-01 965749 m, 22339 m/sec, 5104683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 49/356 25/2000 RwMutex-PT-r2000w0010-LTLFireability-01 1078486 m, 22547 m/sec, 5736878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 54/356 28/2000 RwMutex-PT-r2000w0010-LTLFireability-01 1198519 m, 24006 m/sec, 6364990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-13: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 59/356 30/2000 RwMutex-PT-r2000w0010-LTLFireability-01 1313093 m, 22914 m/sec, 7015900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 405 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r2000w0010"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RwMutex-PT-r2000w0010, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r335-tall-171679081900348"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r2000w0010.tgz
mv RwMutex-PT-r2000w0010 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;