About the Execution of LoLA for RwMutex-PT-r2000w0010
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16179.663 | 159931.00 | 212823.00 | 531.10 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r335-tall-171679081900347.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RwMutex-PT-r2000w0010, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r335-tall-171679081900347
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 5.0M
-rw-r--r-- 1 mcc users 7.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 23 07:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Apr 13 07:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 180K Apr 13 07:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K Apr 13 07:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 145K Apr 13 07:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 11 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 4.4M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-00
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-01
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-02
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-03
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-04
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-05
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-06
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-07
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-08
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-09
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-10
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-11
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-12
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-13
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-14
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717092260252
BK_STOP 1717092420183
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/SRCH) for 6 RwMutex-PT-r2000w0010-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/SRCH) for 15 RwMutex-PT-r2000w0010-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/SRCH) for 26 RwMutex-PT-r2000w0010-LTLCardinality-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 42 (type CNST) for 39 RwMutex-PT-r2000w0010-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 59 (type CNST) for 58 RwMutex-PT-r2000w0010-LTLCardinality-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 42 (type CNST) for RwMutex-PT-r2000w0010-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 RwMutex-PT-r2000w0010-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 59 (type CNST) for RwMutex-PT-r2000w0010-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for RwMutex-PT-r2000w0010-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/SRCH) for 9 RwMutex-PT-r2000w0010-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 15 RwMutex-PT-r2000w0010-LTLCardinality-05
[[35mlola[0m][I] time limit : 234 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for RwMutex-PT-r2000w0010-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 32 RwMutex-PT-r2000w0010-LTLCardinality-08
[[35mlola[0m][I] time limit : 293 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for RwMutex-PT-r2000w0010-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-05-30 18:05:37] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0002 ***] [2024-05-30 18:05:43] [status_logger] string pointer is null
[[35mlola[0m][I] planning for RwMutex-PT-r2000w0010-LTLCardinality-03 stopped (result already fixed).
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 RwMutex-PT-r2000w0010-LTLCardinality-06
[[35mlola[0m][I] time limit : 351 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for RwMutex-PT-r2000w0010-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 RwMutex-PT-r2000w0010-LTLCardinality-11
[[35mlola[0m][I] time limit : 390 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for RwMutex-PT-r2000w0010-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 RwMutex-PT-r2000w0010-LTLCardinality-12
[[35mlola[0m][I] time limit : 439 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for RwMutex-PT-r2000w0010-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 RwMutex-PT-r2000w0010-LTLCardinality-04
[[35mlola[0m][I] time limit : 501 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for RwMutex-PT-r2000w0010-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 RwMutex-PT-r2000w0010-LTLCardinality-02
[[35mlola[0m][I] time limit : 584 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for RwMutex-PT-r2000w0010-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 514
[[35mlola[0m][I] fired transitions : 514
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 RwMutex-PT-r2000w0010-LTLCardinality-07
[[35mlola[0m][I] time limit : 701 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for RwMutex-PT-r2000w0010-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 513
[[35mlola[0m][I] fired transitions : 513
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 RwMutex-PT-r2000w0010-LTLCardinality-01
[[35mlola[0m][I] time limit : 876 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for RwMutex-PT-r2000w0010-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 770
[[35mlola[0m][I] fired transitions : 770
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 RwMutex-PT-r2000w0010-LTLCardinality-13
[[35mlola[0m][I] time limit : 1168 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 4/1168 3/2000 RwMutex-PT-r2000w0010-LTLCardinality-13 111728 m, 22345 m/sec, 515498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 9/1168 6/2000 RwMutex-PT-r2000w0010-LTLCardinality-13 233228 m, 24300 m/sec, 1141687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 14/1168 9/2000 RwMutex-PT-r2000w0010-LTLCardinality-13 354049 m, 24164 m/sec, 1767395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 19/1168 11/2000 RwMutex-PT-r2000w0010-LTLCardinality-13 477941 m, 24778 m/sec, 2405562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 24/1168 14/2000 RwMutex-PT-r2000w0010-LTLCardinality-13 595076 m, 23427 m/sec, 3070230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 29/1168 17/2000 RwMutex-PT-r2000w0010-LTLCardinality-13 710077 m, 23000 m/sec, 3724256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 34/1168 19/2000 RwMutex-PT-r2000w0010-LTLCardinality-13 833109 m, 24606 m/sec, 4358576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 39/1168 22/2000 RwMutex-PT-r2000w0010-LTLCardinality-13 952085 m, 23795 m/sec, 5032486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 44/1168 25/2000 RwMutex-PT-r2000w0010-LTLCardinality-13 1074184 m, 24419 m/sec, 5716803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 49/1168 28/2000 RwMutex-PT-r2000w0010-LTLCardinality-13 1201494 m, 25462 m/sec, 6381365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 54/1168 30/2000 RwMutex-PT-r2000w0010-LTLCardinality-13 1322325 m, 24166 m/sec, 7066088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 59/1168 33/2000 RwMutex-PT-r2000w0010-LTLCardinality-13 1442821 m, 24099 m/sec, 7748980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r2000w0010-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r2000w0010-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 64/1168 36/2000 RwMutex-PT-r2000w0010-LTLCardinality-13 1560427 m, 23521 m/sec, 8427748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r2000w0010"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RwMutex-PT-r2000w0010, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r335-tall-171679081900347"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r2000w0010.tgz
mv RwMutex-PT-r2000w0010 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;