About the Execution of LoLA for RwMutex-PT-r0500w0010
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16162.207 | 167303.00 | 172338.00 | 528.20 | F??F?F??????T??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r335-tall-171679081900331.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RwMutex-PT-r0500w0010, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r335-tall-171679081900331
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.7M
-rw-r--r-- 1 mcc users 8.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 95K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 34K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 23 07:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 07:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 23 07:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 13 06:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 161K Apr 13 06:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Apr 13 06:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 136K Apr 13 06:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 11 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 1.1M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r0500w0010-LTLCardinality-00
FORMULA_NAME RwMutex-PT-r0500w0010-LTLCardinality-01
FORMULA_NAME RwMutex-PT-r0500w0010-LTLCardinality-02
FORMULA_NAME RwMutex-PT-r0500w0010-LTLCardinality-03
FORMULA_NAME RwMutex-PT-r0500w0010-LTLCardinality-04
FORMULA_NAME RwMutex-PT-r0500w0010-LTLCardinality-05
FORMULA_NAME RwMutex-PT-r0500w0010-LTLCardinality-06
FORMULA_NAME RwMutex-PT-r0500w0010-LTLCardinality-07
FORMULA_NAME RwMutex-PT-r0500w0010-LTLCardinality-08
FORMULA_NAME RwMutex-PT-r0500w0010-LTLCardinality-09
FORMULA_NAME RwMutex-PT-r0500w0010-LTLCardinality-10
FORMULA_NAME RwMutex-PT-r0500w0010-LTLCardinality-11
FORMULA_NAME RwMutex-PT-r0500w0010-LTLCardinality-12
FORMULA_NAME RwMutex-PT-r0500w0010-LTLCardinality-13
FORMULA_NAME RwMutex-PT-r0500w0010-LTLCardinality-14
FORMULA_NAME RwMutex-PT-r0500w0010-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717091893272
FORMULA RwMutex-PT-r0500w0010-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0500w0010-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0500w0010-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0500w0010-LTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717092060575
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/SRCH) for 17 RwMutex-PT-r0500w0010-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/SRCH) for RwMutex-PT-r0500w0010-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 73 (type SKEL/SRCH) for 6 RwMutex-PT-r0500w0010-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type SKEL/SRCH) for RwMutex-PT-r0500w0010-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 507
[[35mlola[0m][I] fired transitions : 508
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[*** LOG ERROR #0001 ***] [2024-05-30 17:58:38] [status_logger] string pointer is null
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 9 (type CNST) for 6 RwMutex-PT-r0500w0010-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 74 (type SKEL/SRCH) for 27 RwMutex-PT-r0500w0010-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 RwMutex-PT-r0500w0010-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 41 (type CNST) for 38 RwMutex-PT-r0500w0010-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for RwMutex-PT-r0500w0010-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 9 (type CNST) for RwMutex-PT-r0500w0010-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 41 (type CNST) for RwMutex-PT-r0500w0010-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 74 (type SKEL/SRCH) for RwMutex-PT-r0500w0010-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 61 (type CNST) for 60 RwMutex-PT-r0500w0010-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 61 (type CNST) for RwMutex-PT-r0500w0010-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 76 (type SKEL/SRCH) for 57 RwMutex-PT-r0500w0010-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 77 (type SKEL/SRCH) for 48 RwMutex-PT-r0500w0010-LTLCardinality-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 76 (type SKEL/SRCH) for RwMutex-PT-r0500w0010-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 77 (type SKEL/SRCH) for RwMutex-PT-r0500w0010-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 78 (type SKEL/SRCH) for 66 RwMutex-PT-r0500w0010-LTLCardinality-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 79 (type SKEL/SRCH) for 24 RwMutex-PT-r0500w0010-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type SKEL/SRCH) for RwMutex-PT-r0500w0010-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 82 (type SKEL/FNDP) for 69 RwMutex-PT-r0500w0010-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 83 (type SKEL/EQUN) for 69 RwMutex-PT-r0500w0010-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 84 (type SKEL/SRCH) for 69 RwMutex-PT-r0500w0010-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type SKEL/SRCH) for RwMutex-PT-r0500w0010-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 82 (type SKEL/FNDP) for RwMutex-PT-r0500w0010-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 83 (type EQUN) for RwMutex-PT-r0500w0010-LTLCardinality-15 (obsolete)
[[35mlola[0m][W] CANCELED task # 84 (type SRCH) for RwMutex-PT-r0500w0010-LTLCardinality-15 (obsolete)
[[35mlola[0m][I] FINISHED task # 84 (type SKEL/SRCH) for RwMutex-PT-r0500w0010-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 83 (type SKEL/EQUN) for RwMutex-PT-r0500w0010-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 88 (type EXCL) for 69 RwMutex-PT-r0500w0010-LTLCardinality-15
[[35mlola[0m][I] time limit : 275 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 86 (type FNDP) for 69 RwMutex-PT-r0500w0010-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 87 (type EQUN) for 69 RwMutex-PT-r0500w0010-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 87 (type EQUN) for RwMutex-PT-r0500w0010-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][W] CANCELED task # 86 (type FNDP) for RwMutex-PT-r0500w0010-LTLCardinality-15 (obsolete)
[[35mlola[0m][W] CANCELED task # 88 (type EXCL) for RwMutex-PT-r0500w0010-LTLCardinality-15 (obsolete)
[[35mlola[0m][I] FINISHED task # 86 (type FNDP) for RwMutex-PT-r0500w0010-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 6 RwMutex-PT-r0500w0010-LTLCardinality-02
[[35mlola[0m][I] time limit : 297 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 3/297 2/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 217363 m, 43472 m/sec, 789564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 8/297 5/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 559800 m, 68487 m/sec, 2928288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 13/297 8/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 849285 m, 57897 m/sec, 5167548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 18/297 10/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 1124860 m, 55115 m/sec, 7481631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 23/297 12/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 1390621 m, 53152 m/sec, 9802970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 28/297 14/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 1650971 m, 52070 m/sec, 12120275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 33/297 17/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 1926472 m, 55100 m/sec, 14430637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 38/297 19/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 2182517 m, 51209 m/sec, 16753284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 43/297 21/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 2430127 m, 49522 m/sec, 19096580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 48/297 23/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 2691917 m, 52358 m/sec, 21420229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 53/297 25/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 2955902 m, 52797 m/sec, 23722767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 58/297 28/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 3227192 m, 54258 m/sec, 26019695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 63/297 30/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 3480582 m, 50678 m/sec, 28334470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 68/297 32/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 3746651 m, 53213 m/sec, 30620699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 73/297 34/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 4012633 m, 53196 m/sec, 32915878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 78/297 36/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 4255385 m, 48550 m/sec, 35250670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 83/297 39/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 4499507 m, 48824 m/sec, 37576681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 88/297 40/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 4727213 m, 45541 m/sec, 39902932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 93/297 43/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 4974391 m, 49435 m/sec, 42217808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 98/297 45/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 5229629 m, 51047 m/sec, 44525323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 103/297 47/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 5475167 m, 49107 m/sec, 46866584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 108/297 49/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 5726945 m, 50355 m/sec, 49156313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 113/297 51/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 5969422 m, 48495 m/sec, 51507336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 118/297 53/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 6200317 m, 46179 m/sec, 53861908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 123/297 55/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 6456314 m, 51199 m/sec, 56154615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 128/297 57/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 6679408 m, 44618 m/sec, 58497524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 133/297 59/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 6924396 m, 48997 m/sec, 60907708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-03: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-05: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0500w0010-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0500w0010-LTLCardinality-15: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-02: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-06: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0500w0010-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 15 LTL EXCL 138/297 61/2000 RwMutex-PT-r0500w0010-LTLCardinality-02 7158890 m, 46898 m/sec, 63292296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 410 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r0500w0010"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RwMutex-PT-r0500w0010, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r335-tall-171679081900331"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r0500w0010.tgz
mv RwMutex-PT-r0500w0010 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;