About the Execution of LoLA for RwMutex-PT-r0100w0010
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16198.628 | 265018.00 | 268438.00 | 921.40 | F?F?FF?F????FFF? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r335-tall-171679081900324.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RwMutex-PT-r0100w0010, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r335-tall-171679081900324
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 768K
-rw-r--r-- 1 mcc users 7.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 91K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 07:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 21K Apr 23 07:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 19K Apr 13 06:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 218K Apr 13 06:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Apr 13 06:25 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 48K Apr 13 06:25 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 11 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 215K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r0100w0010-LTLFireability-00
FORMULA_NAME RwMutex-PT-r0100w0010-LTLFireability-01
FORMULA_NAME RwMutex-PT-r0100w0010-LTLFireability-02
FORMULA_NAME RwMutex-PT-r0100w0010-LTLFireability-03
FORMULA_NAME RwMutex-PT-r0100w0010-LTLFireability-04
FORMULA_NAME RwMutex-PT-r0100w0010-LTLFireability-05
FORMULA_NAME RwMutex-PT-r0100w0010-LTLFireability-06
FORMULA_NAME RwMutex-PT-r0100w0010-LTLFireability-07
FORMULA_NAME RwMutex-PT-r0100w0010-LTLFireability-08
FORMULA_NAME RwMutex-PT-r0100w0010-LTLFireability-09
FORMULA_NAME RwMutex-PT-r0100w0010-LTLFireability-10
FORMULA_NAME RwMutex-PT-r0100w0010-LTLFireability-11
FORMULA_NAME RwMutex-PT-r0100w0010-LTLFireability-12
FORMULA_NAME RwMutex-PT-r0100w0010-LTLFireability-13
FORMULA_NAME RwMutex-PT-r0100w0010-LTLFireability-14
FORMULA_NAME RwMutex-PT-r0100w0010-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717091759244
FORMULA RwMutex-PT-r0100w0010-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0100w0010-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0100w0010-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0100w0010-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0100w0010-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0100w0010-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0100w0010-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0100w0010-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717092024262
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 54 (type SKEL/FNDP) for 15 RwMutex-PT-r0100w0010-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 55 (type SKEL/EQUN) for 15 RwMutex-PT-r0100w0010-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/SRCH) for 15 RwMutex-PT-r0100w0010-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 39 (type CNST) for 36 RwMutex-PT-r0100w0010-LTLFireability-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 39 (type CNST) for RwMutex-PT-r0100w0010-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/SRCH) for RwMutex-PT-r0100w0010-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 54 (type FNDP) for RwMutex-PT-r0100w0010-LTLFireability-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 55 (type EQUN) for RwMutex-PT-r0100w0010-LTLFireability-05 (obsolete)
[[35mlola[0m][I] FINISHED task # 54 (type SKEL/FNDP) for RwMutex-PT-r0100w0010-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[*** LOG ERROR #0001 ***] [2024-05-30 17:55:59] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 55 (type SKEL/EQUN) for RwMutex-PT-r0100w0010-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 15 RwMutex-PT-r0100w0010-LTLFireability-05
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type FNDP) for 15 RwMutex-PT-r0100w0010-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EQUN) for 15 RwMutex-PT-r0100w0010-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for RwMutex-PT-r0100w0010-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 58 (type FNDP) for RwMutex-PT-r0100w0010-LTLFireability-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 59 (type EQUN) for RwMutex-PT-r0100w0010-LTLFireability-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 RwMutex-PT-r0100w0010-LTLFireability-07
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EQUN) for RwMutex-PT-r0100w0010-LTLFireability-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for RwMutex-PT-r0100w0010-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 58 (type FNDP) for RwMutex-PT-r0100w0010-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 12 RwMutex-PT-r0100w0010-LTLFireability-04
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 62 (type FNDP) for 12 RwMutex-PT-r0100w0010-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 12 RwMutex-PT-r0100w0010-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for RwMutex-PT-r0100w0010-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 62 (type FNDP) for RwMutex-PT-r0100w0010-LTLFireability-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 63 (type EQUN) for RwMutex-PT-r0100w0010-LTLFireability-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 RwMutex-PT-r0100w0010-LTLFireability-00
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for RwMutex-PT-r0100w0010-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 16
[[35mlola[0m][I] fired transitions : 86
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 RwMutex-PT-r0100w0010-LTLFireability-02
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for RwMutex-PT-r0100w0010-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 RwMutex-PT-r0100w0010-LTLFireability-14
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for RwMutex-PT-r0100w0010-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 23
[[35mlola[0m][I] fired transitions : 53
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 RwMutex-PT-r0100w0010-LTLFireability-13
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for RwMutex-PT-r0100w0010-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 98
[[35mlola[0m][I] fired transitions : 126
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 RwMutex-PT-r0100w0010-LTLFireability-09
[[35mlola[0m][I] time limit : 450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for RwMutex-PT-r0100w0010-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 111
[[35mlola[0m][I] fired transitions : 110
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 RwMutex-PT-r0100w0010-LTLFireability-03
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type FNDP) for RwMutex-PT-r0100w0010-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for RwMutex-PT-r0100w0010-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 5/514 7/2000 RwMutex-PT-r0100w0010-LTLFireability-03 934052 m, 186810 m/sec, 6448273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 10/514 13/2000 RwMutex-PT-r0100w0010-LTLFireability-03 1777764 m, 168742 m/sec, 12560424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 15/514 18/2000 RwMutex-PT-r0100w0010-LTLFireability-03 2540643 m, 152575 m/sec, 18412355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 20/514 23/2000 RwMutex-PT-r0100w0010-LTLFireability-03 3330461 m, 157963 m/sec, 24165684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 25/514 28/2000 RwMutex-PT-r0100w0010-LTLFireability-03 4134175 m, 160742 m/sec, 29914188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 30/514 32/2000 RwMutex-PT-r0100w0010-LTLFireability-03 4815946 m, 136354 m/sec, 35182386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 35/514 36/2000 RwMutex-PT-r0100w0010-LTLFireability-03 5393395 m, 115489 m/sec, 39765052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 40/514 40/2000 RwMutex-PT-r0100w0010-LTLFireability-03 5997397 m, 120800 m/sec, 44399030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 45/514 44/2000 RwMutex-PT-r0100w0010-LTLFireability-03 6627339 m, 125988 m/sec, 49305421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 50/514 48/2000 RwMutex-PT-r0100w0010-LTLFireability-03 7188569 m, 112246 m/sec, 53966759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 55/514 51/2000 RwMutex-PT-r0100w0010-LTLFireability-03 7732138 m, 108713 m/sec, 58482386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 60/514 55/2000 RwMutex-PT-r0100w0010-LTLFireability-03 8311514 m, 115875 m/sec, 63224629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 65/514 59/2000 RwMutex-PT-r0100w0010-LTLFireability-03 8857717 m, 109240 m/sec, 67652961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 70/514 62/2000 RwMutex-PT-r0100w0010-LTLFireability-03 9387628 m, 105982 m/sec, 72097571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 75/514 66/2000 RwMutex-PT-r0100w0010-LTLFireability-03 9908850 m, 104244 m/sec, 76485771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 80/514 69/2000 RwMutex-PT-r0100w0010-LTLFireability-03 10435291 m, 105288 m/sec, 80925218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 85/514 72/2000 RwMutex-PT-r0100w0010-LTLFireability-03 10972180 m, 107377 m/sec, 85521587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 90/514 77/2000 RwMutex-PT-r0100w0010-LTLFireability-03 11680857 m, 141735 m/sec, 90911452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 95/514 81/2000 RwMutex-PT-r0100w0010-LTLFireability-03 12359484 m, 135725 m/sec, 96280012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 100/514 85/2000 RwMutex-PT-r0100w0010-LTLFireability-03 12939008 m, 115904 m/sec, 101100275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 105/514 89/2000 RwMutex-PT-r0100w0010-LTLFireability-03 13467877 m, 105773 m/sec, 105524796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 110/514 92/2000 RwMutex-PT-r0100w0010-LTLFireability-03 14051991 m, 116822 m/sec, 110228643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 115/514 97/2000 RwMutex-PT-r0100w0010-LTLFireability-03 14782989 m, 146199 m/sec, 115840247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 120/514 101/2000 RwMutex-PT-r0100w0010-LTLFireability-03 15420439 m, 127490 m/sec, 120823866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 125/514 105/2000 RwMutex-PT-r0100w0010-LTLFireability-03 16054993 m, 126910 m/sec, 125636793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 130/514 110/2000 RwMutex-PT-r0100w0010-LTLFireability-03 16810095 m, 151020 m/sec, 131315257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 135/514 115/2000 RwMutex-PT-r0100w0010-LTLFireability-03 17459729 m, 129926 m/sec, 136675974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 140/514 118/2000 RwMutex-PT-r0100w0010-LTLFireability-03 17963532 m, 100760 m/sec, 140932266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 145/514 120/2000 RwMutex-PT-r0100w0010-LTLFireability-03 18369773 m, 81248 m/sec, 144602239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 150/514 123/2000 RwMutex-PT-r0100w0010-LTLFireability-03 18765253 m, 79096 m/sec, 148137384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 155/514 126/2000 RwMutex-PT-r0100w0010-LTLFireability-03 19211389 m, 89227 m/sec, 151917680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 160/514 129/2000 RwMutex-PT-r0100w0010-LTLFireability-03 19708597 m, 99441 m/sec, 155899684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 165/514 132/2000 RwMutex-PT-r0100w0010-LTLFireability-03 20166183 m, 91517 m/sec, 159729797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 170/514 135/2000 RwMutex-PT-r0100w0010-LTLFireability-03 20597789 m, 86321 m/sec, 163454223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 175/514 138/2000 RwMutex-PT-r0100w0010-LTLFireability-03 21051357 m, 90713 m/sec, 167392345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 180/514 141/2000 RwMutex-PT-r0100w0010-LTLFireability-03 21518667 m, 93462 m/sec, 171422843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 185/514 144/2000 RwMutex-PT-r0100w0010-LTLFireability-03 22078779 m, 112022 m/sec, 175920121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 190/514 147/2000 RwMutex-PT-r0100w0010-LTLFireability-03 22522163 m, 88676 m/sec, 179644625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 195/514 150/2000 RwMutex-PT-r0100w0010-LTLFireability-03 22964808 m, 88529 m/sec, 183404854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 200/514 153/2000 RwMutex-PT-r0100w0010-LTLFireability-03 23426177 m, 92273 m/sec, 187275202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 205/514 156/2000 RwMutex-PT-r0100w0010-LTLFireability-03 23854829 m, 85730 m/sec, 190988990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 210/514 158/2000 RwMutex-PT-r0100w0010-LTLFireability-03 24238051 m, 76644 m/sec, 194467549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 215/514 162/2000 RwMutex-PT-r0100w0010-LTLFireability-03 24744971 m, 101384 m/sec, 198663597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 220/514 165/2000 RwMutex-PT-r0100w0010-LTLFireability-03 25280878 m, 107181 m/sec, 203049314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 225/514 169/2000 RwMutex-PT-r0100w0010-LTLFireability-03 25793529 m, 102530 m/sec, 207172200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 230/514 172/2000 RwMutex-PT-r0100w0010-LTLFireability-03 26248450 m, 90984 m/sec, 211086385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 235/514 174/2000 RwMutex-PT-r0100w0010-LTLFireability-03 26664746 m, 83259 m/sec, 214813278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 240/514 177/2000 RwMutex-PT-r0100w0010-LTLFireability-03 27111506 m, 89352 m/sec, 218691754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 245/514 180/2000 RwMutex-PT-r0100w0010-LTLFireability-03 27519735 m, 81645 m/sec, 222293399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 250/514 182/2000 RwMutex-PT-r0100w0010-LTLFireability-03 27932148 m, 82482 m/sec, 225909960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 255/514 185/2000 RwMutex-PT-r0100w0010-LTLFireability-03 28404208 m, 94412 m/sec, 229887721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-04: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 260/514 188/2000 RwMutex-PT-r0100w0010-LTLFireability-03 28816997 m, 82557 m/sec, 233487327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 410 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r0100w0010"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RwMutex-PT-r0100w0010, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r335-tall-171679081900324"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r0100w0010.tgz
mv RwMutex-PT-r0100w0010 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;