About the Execution of LoLA for RwMutex-PT-r0100w0010
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16193.552 | 163983.00 | 167744.00 | 376.90 | ??T????F?T??F??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r335-tall-171679081900322.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RwMutex-PT-r0100w0010, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r335-tall-171679081900322
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 768K
-rw-r--r-- 1 mcc users 7.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 91K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 07:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 21K Apr 23 07:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 19K Apr 13 06:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 218K Apr 13 06:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Apr 13 06:25 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 48K Apr 13 06:25 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 11 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 215K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-2024-00
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-2024-01
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-2024-02
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-2024-03
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-2024-04
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-2024-05
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-2024-06
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-2024-07
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-2024-08
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-2024-09
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-2024-10
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-2024-11
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-2023-12
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-2023-13
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-2023-14
FORMULA_NAME RwMutex-PT-r0100w0010-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717091731153
FORMULA RwMutex-PT-r0100w0010-CTLFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0100w0010-CTLFireability-2023-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0100w0010-CTLFireability-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0100w0010-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717091895136
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 RwMutex-PT-r0100w0010-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for RwMutex-PT-r0100w0010-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 RwMutex-PT-r0100w0010-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 133 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 55 (type EQUN) for 6 RwMutex-PT-r0100w0010-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 6 RwMutex-PT-r0100w0010-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for RwMutex-PT-r0100w0010-CTLFireability-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 RwMutex-PT-r0100w0010-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for RwMutex-PT-r0100w0010-CTLFireability-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 111
[[35mlola[0m][I] fired transitions : 110
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 6 RwMutex-PT-r0100w0010-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for RwMutex-PT-r0100w0010-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 55 (type EQUN) for RwMutex-PT-r0100w0010-CTLFireability-2024-02 (obsolete)
[[35mlola[0m][W] CANCELED task # 57 (type EQUN) for RwMutex-PT-r0100w0010-CTLFireability-2024-02 (obsolete)
[[35mlola[0m][I] FINISHED task # 57 (type EQUN) for RwMutex-PT-r0100w0010-CTLFireability-2024-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 55 (type EQUN) for RwMutex-PT-r0100w0010-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 18 RwMutex-PT-r0100w0010-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for RwMutex-PT-r0100w0010-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 582
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 RwMutex-PT-r0100w0010-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/SRCH) for 42 RwMutex-PT-r0100w0010-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/SRCH) for RwMutex-PT-r0100w0010-CTLFireability-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 5/327 4/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 710274 m, 142054 m/sec, 5781729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 10/327 7/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 1347743 m, 127493 m/sec, 11528912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 15/327 9/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 1964904 m, 123432 m/sec, 16862951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 20/327 12/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 2538138 m, 114646 m/sec, 22177458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 25/327 14/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 3150352 m, 122442 m/sec, 27624459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 30/327 17/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 3781443 m, 126218 m/sec, 33127278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 35/327 20/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 4436773 m, 131066 m/sec, 38783212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 40/327 22/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 4911442 m, 94933 m/sec, 43288054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 45/327 23/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 5380253 m, 93762 m/sec, 47690397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 50/327 25/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 5873039 m, 98557 m/sec, 52223088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 55/327 28/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 6409962 m, 107384 m/sec, 57146386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 60/327 30/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 6915287 m, 101065 m/sec, 62005886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 65/327 32/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 7387314 m, 94405 m/sec, 66656534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 70/327 34/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 7831258 m, 88788 m/sec, 70997138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 75/327 35/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 8298836 m, 93515 m/sec, 75502701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 80/327 37/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 8774598 m, 95152 m/sec, 80052890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 85/327 39/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 9251417 m, 95363 m/sec, 84799932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 90/327 41/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 9715022 m, 92721 m/sec, 89303205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 95/327 43/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 10174153 m, 91826 m/sec, 93929371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 100/327 45/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 10663211 m, 97811 m/sec, 98656746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 105/327 47/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 11145340 m, 96425 m/sec, 103544182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 110/327 50/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 11754319 m, 121795 m/sec, 108995263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 115/327 52/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 12333513 m, 115838 m/sec, 114465910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 120/327 54/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 12824596 m, 98216 m/sec, 119284062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 125/327 56/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 13287624 m, 92605 m/sec, 123900032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 130/327 58/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 13771090 m, 96693 m/sec, 128572154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 135/327 60/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 14339700 m, 113722 m/sec, 133787586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 140/327 63/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 14956952 m, 123450 m/sec, 139510659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 145/327 65/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 15497795 m, 108168 m/sec, 144505258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 150/327 67/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 16051331 m, 110707 m/sec, 149553717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 155/327 70/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 16679057 m, 125545 m/sec, 155220862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-02: AGEF true tscc_search[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-06: SP ACTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mRwMutex-PT-r0100w0010-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0100w0010-CTLFireability-2023-12: AFAG false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-05: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-14: DISJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] RwMutex-PT-r0100w0010-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 160/327 72/2000 RwMutex-PT-r0100w0010-CTLFireability-2024-11 17237168 m, 111622 m/sec, 160573906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 396 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r0100w0010"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RwMutex-PT-r0100w0010, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r335-tall-171679081900322"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r0100w0010.tgz
mv RwMutex-PT-r0100w0010 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;