About the Execution of LoLA for RwMutex-PT-r0010w2000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1918.439 | 3600000.00 | 55514.00 | 11806.90 | [undef] | Time out reached |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r335-tall-171679081900308.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is RwMutex-PT-r0010w2000, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r335-tall-171679081900308
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.1M
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 23 07:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 13 14:24 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 124K Apr 13 14:24 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Apr 13 12:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 103K Apr 13 12:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 11 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 3.6M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r0010w2000-LTLFireability-00
FORMULA_NAME RwMutex-PT-r0010w2000-LTLFireability-01
FORMULA_NAME RwMutex-PT-r0010w2000-LTLFireability-02
FORMULA_NAME RwMutex-PT-r0010w2000-LTLFireability-03
FORMULA_NAME RwMutex-PT-r0010w2000-LTLFireability-04
FORMULA_NAME RwMutex-PT-r0010w2000-LTLFireability-05
FORMULA_NAME RwMutex-PT-r0010w2000-LTLFireability-06
FORMULA_NAME RwMutex-PT-r0010w2000-LTLFireability-07
FORMULA_NAME RwMutex-PT-r0010w2000-LTLFireability-08
FORMULA_NAME RwMutex-PT-r0010w2000-LTLFireability-09
FORMULA_NAME RwMutex-PT-r0010w2000-LTLFireability-10
FORMULA_NAME RwMutex-PT-r0010w2000-LTLFireability-11
FORMULA_NAME RwMutex-PT-r0010w2000-LTLFireability-12
FORMULA_NAME RwMutex-PT-r0010w2000-LTLFireability-13
FORMULA_NAME RwMutex-PT-r0010w2000-LTLFireability-14
FORMULA_NAME RwMutex-PT-r0010w2000-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717091630276
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/SRCH) for 9 RwMutex-PT-r0010w2000-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/SRCH) for RwMutex-PT-r0010w2000-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 57 (type SKEL/SRCH) for 28 RwMutex-PT-r0010w2000-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type SKEL/SRCH) for RwMutex-PT-r0010w2000-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] planning for RwMutex-PT-r0010w2000-LTLFireability-08 stopped (result already fixed).
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1623 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1628 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1633 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1638 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1643 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1648 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1658 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1663 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1673 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1683 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1688 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1693 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1698 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1703 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1708 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1713 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1718 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1723 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1728 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1733 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1738 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1743 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1748 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1753 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1758 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1763 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1768 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1773 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1778 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1783 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1788 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1793 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1798 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1803 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1808 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1813 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1818 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1823 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1828 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1833 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1838 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1843 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1848 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1853 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1858 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1863 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1868 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1873 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1878 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1883 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1888 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1893 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1898 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1903 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1908 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1913 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1918 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1923 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1928 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1933 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1938 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1943 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1948 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1953 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1958 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1963 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1968 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1973 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1978 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1983 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1988 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1993 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1998 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2003 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2008 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2013 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2018 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2023 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2028 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2033 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2038 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2043 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2048 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2053 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2058 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2063 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2068 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2073 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2078 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2083 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2088 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2093 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2098 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2103 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2108 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-00: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-01: F 2 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-03: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-04: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-05: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-06: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-07: CONJ 3 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-09: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-10: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-11: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-12: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-13: CONJ 2 0 0 0 2 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-14: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] RwMutex-PT-r0010w2000-LTLFireability-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2113 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mRwMutex-PT-r0010w2000-LTLFireability-08: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r0010w2000"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is RwMutex-PT-r0010w2000, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r335-tall-171679081900308"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r0010w2000.tgz
mv RwMutex-PT-r0010w2000 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;