About the Execution of LoLA for Ring-PT-none
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
0.000 | 286700.00 | 0.00 | 0.00 | [undef] | Cannot compute |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r335-tall-171679081200003.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Ring-PT-none, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r335-tall-171679081200003
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 504K
-rw-r--r-- 1 mcc users 6.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 23 07:48 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K Apr 23 07:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 23 07:48 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 03:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 121K Apr 12 03:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.2K Apr 12 03:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 85K Apr 12 03:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Apr 23 07:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 47K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Ring-PT-none-LTLCardinality-00
FORMULA_NAME Ring-PT-none-LTLCardinality-01
FORMULA_NAME Ring-PT-none-LTLCardinality-02
FORMULA_NAME Ring-PT-none-LTLCardinality-03
FORMULA_NAME Ring-PT-none-LTLCardinality-04
FORMULA_NAME Ring-PT-none-LTLCardinality-05
FORMULA_NAME Ring-PT-none-LTLCardinality-06
FORMULA_NAME Ring-PT-none-LTLCardinality-07
FORMULA_NAME Ring-PT-none-LTLCardinality-08
FORMULA_NAME Ring-PT-none-LTLCardinality-09
FORMULA_NAME Ring-PT-none-LTLCardinality-10
FORMULA_NAME Ring-PT-none-LTLCardinality-11
FORMULA_NAME Ring-PT-none-LTLCardinality-12
FORMULA_NAME Ring-PT-none-LTLCardinality-13
FORMULA_NAME Ring-PT-none-LTLCardinality-14
FORMULA_NAME Ring-PT-none-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717070187183
BK_STOP 1717070473883
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 Ring-PT-none-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 Ring-PT-none-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for Ring-PT-none-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 Ring-PT-none-LTLCardinality-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 Ring-PT-none-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 Ring-PT-none-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 Ring-PT-none-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for Ring-PT-none-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for Ring-PT-none-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for Ring-PT-none-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for Ring-PT-none-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 Ring-PT-none-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 37 (type CNST) for 36 Ring-PT-none-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for Ring-PT-none-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for Ring-PT-none-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 37 (type CNST) for Ring-PT-none-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 Ring-PT-none-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 Ring-PT-none-LTLCardinality-09
[[35mlola[0m][I] time limit : 450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for Ring-PT-none-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for Ring-PT-none-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 31
[[35mlola[0m][I] fired transitions : 31
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 Ring-PT-none-LTLCardinality-14
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for Ring-PT-none-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 43
[[35mlola[0m][I] fired transitions : 43
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 Ring-PT-none-LTLCardinality-11
[[35mlola[0m][I] time limit : 719 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for Ring-PT-none-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 46
[[35mlola[0m][I] fired transitions : 50
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 Ring-PT-none-LTLCardinality-08
[[35mlola[0m][I] time limit : 899 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for Ring-PT-none-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 Ring-PT-none-LTLCardinality-07
[[35mlola[0m][I] time limit : 1199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for Ring-PT-none-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11599
[[35mlola[0m][I] fired transitions : 18155
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 Ring-PT-none-LTLCardinality-03
[[35mlola[0m][I] time limit : 1799 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for Ring-PT-none-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 42
[[35mlola[0m][I] fired transitions : 42
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 Ring-PT-none-LTLCardinality-13
[[35mlola[0m][I] time limit : 3599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 4/3599 15/2000 Ring-PT-none-LTLCardinality-13 2243054 m, 448610 m/sec, 3385701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 9/3599 29/2000 Ring-PT-none-LTLCardinality-13 4423552 m, 436099 m/sec, 6743723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 14/3599 43/2000 Ring-PT-none-LTLCardinality-13 6497874 m, 414864 m/sec, 9976401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 19/3599 56/2000 Ring-PT-none-LTLCardinality-13 8488893 m, 398203 m/sec, 13105584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 24/3599 68/2000 Ring-PT-none-LTLCardinality-13 10452137 m, 392648 m/sec, 16212408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 29/3599 81/2000 Ring-PT-none-LTLCardinality-13 12374962 m, 384565 m/sec, 19262194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 34/3599 92/2000 Ring-PT-none-LTLCardinality-13 14092492 m, 343506 m/sec, 21998081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 39/3599 103/2000 Ring-PT-none-LTLCardinality-13 15807667 m, 343035 m/sec, 24748059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 44/3599 114/2000 Ring-PT-none-LTLCardinality-13 17559125 m, 350291 m/sec, 27562379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 49/3599 126/2000 Ring-PT-none-LTLCardinality-13 19281050 m, 344385 m/sec, 30332669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 54/3599 137/2000 Ring-PT-none-LTLCardinality-13 21012541 m, 346298 m/sec, 33125776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 59/3599 148/2000 Ring-PT-none-LTLCardinality-13 22739278 m, 345347 m/sec, 35923936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 64/3599 159/2000 Ring-PT-none-LTLCardinality-13 24415953 m, 335335 m/sec, 38652890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 69/3599 170/2000 Ring-PT-none-LTLCardinality-13 26099500 m, 336709 m/sec, 41390327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 74/3599 181/2000 Ring-PT-none-LTLCardinality-13 27775600 m, 335220 m/sec, 44127268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 79/3599 191/2000 Ring-PT-none-LTLCardinality-13 29429620 m, 330804 m/sec, 46833482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 84/3599 202/2000 Ring-PT-none-LTLCardinality-13 30989697 m, 312015 m/sec, 49392341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 89/3599 212/2000 Ring-PT-none-LTLCardinality-13 32584940 m, 319048 m/sec, 52008253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 94/3599 222/2000 Ring-PT-none-LTLCardinality-13 34160012 m, 315014 m/sec, 54594939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 99/3599 232/2000 Ring-PT-none-LTLCardinality-13 35746913 m, 317380 m/sec, 57198226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 104/3599 243/2000 Ring-PT-none-LTLCardinality-13 37308213 m, 312260 m/sec, 59767390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 109/3599 253/2000 Ring-PT-none-LTLCardinality-13 38873122 m, 312981 m/sec, 62350278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 114/3599 263/2000 Ring-PT-none-LTLCardinality-13 40455444 m, 316464 m/sec, 64974215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 119/3599 273/2000 Ring-PT-none-LTLCardinality-13 42040264 m, 316964 m/sec, 67591186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 124/3599 284/2000 Ring-PT-none-LTLCardinality-13 43629622 m, 317871 m/sec, 70218443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 129/3599 294/2000 Ring-PT-none-LTLCardinality-13 45215811 m, 317237 m/sec, 72846336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 134/3599 304/2000 Ring-PT-none-LTLCardinality-13 46786383 m, 314114 m/sec, 75449391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 139/3599 314/2000 Ring-PT-none-LTLCardinality-13 48363215 m, 315366 m/sec, 78062108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 144/3599 325/2000 Ring-PT-none-LTLCardinality-13 49941277 m, 315612 m/sec, 80686639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 149/3599 335/2000 Ring-PT-none-LTLCardinality-13 51515973 m, 314939 m/sec, 83297024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 154/3599 345/2000 Ring-PT-none-LTLCardinality-13 53098602 m, 316525 m/sec, 85925388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 159/3599 355/2000 Ring-PT-none-LTLCardinality-13 54694462 m, 319172 m/sec, 88583064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 165/3599 366/2000 Ring-PT-none-LTLCardinality-13 56288166 m, 318740 m/sec, 91242785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 170/3599 376/2000 Ring-PT-none-LTLCardinality-13 57845984 m, 311563 m/sec, 93853727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 175/3599 386/2000 Ring-PT-none-LTLCardinality-13 59405829 m, 311969 m/sec, 96455225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 180/3599 396/2000 Ring-PT-none-LTLCardinality-13 60975798 m, 313993 m/sec, 99078612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 185/3599 406/2000 Ring-PT-none-LTLCardinality-13 62548690 m, 314578 m/sec, 101717687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 190/3599 417/2000 Ring-PT-none-LTLCardinality-13 64133869 m, 317035 m/sec, 104383973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 195/3599 427/2000 Ring-PT-none-LTLCardinality-13 65734741 m, 320174 m/sec, 107063122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 200/3599 437/2000 Ring-PT-none-LTLCardinality-13 67333770 m, 319805 m/sec, 109743009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 205/3599 448/2000 Ring-PT-none-LTLCardinality-13 68931323 m, 319510 m/sec, 112427513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 210/3599 458/2000 Ring-PT-none-LTLCardinality-13 70527336 m, 319202 m/sec, 115115215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 215/3599 468/2000 Ring-PT-none-LTLCardinality-13 72130822 m, 320697 m/sec, 117823160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 220/3599 479/2000 Ring-PT-none-LTLCardinality-13 73731060 m, 320047 m/sec, 120523574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 225/3599 489/2000 Ring-PT-none-LTLCardinality-13 75333892 m, 320566 m/sec, 123231682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 230/3599 500/2000 Ring-PT-none-LTLCardinality-13 76931389 m, 319499 m/sec, 125921967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 235/3599 510/2000 Ring-PT-none-LTLCardinality-13 78512907 m, 316303 m/sec, 128600041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 240/3599 520/2000 Ring-PT-none-LTLCardinality-13 80098426 m, 317103 m/sec, 131274474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 245/3599 530/2000 Ring-PT-none-LTLCardinality-13 81677751 m, 315865 m/sec, 133959866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 250/3599 541/2000 Ring-PT-none-LTLCardinality-13 83254761 m, 315402 m/sec, 136625505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 255/3599 551/2000 Ring-PT-none-LTLCardinality-13 84825337 m, 314115 m/sec, 139280411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 260/3599 561/2000 Ring-PT-none-LTLCardinality-13 86390088 m, 312950 m/sec, 141934547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 265/3599 571/2000 Ring-PT-none-LTLCardinality-13 87935015 m, 308985 m/sec, 144560928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 270/3599 581/2000 Ring-PT-none-LTLCardinality-13 89459989 m, 304994 m/sec, 147136428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 275/3599 591/2000 Ring-PT-none-LTLCardinality-13 90966890 m, 301380 m/sec, 149702131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 280/3599 600/2000 Ring-PT-none-LTLCardinality-13 92481097 m, 302841 m/sec, 152272125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mRing-PT-none-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mRing-PT-none-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Ring-PT-none-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 285/3599 610/2000 Ring-PT-none-LTLCardinality-13 93955121 m, 294804 m/sec, 154782412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 405 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Ring-PT-none"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Ring-PT-none, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r335-tall-171679081200003"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Ring-PT-none.tgz
mv Ring-PT-none execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;