Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r333-tall-171679078300348.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool greatspnxred
Input is RwMutex-PT-r2000w0010, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r333-tall-171679078300348
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 5.0M
-rw-r--r-- 1 mcc users 7.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 23 07:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Apr 13 07:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 180K Apr 13 07:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K Apr 13 07:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 145K Apr 13 07:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 11 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 4.4M May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-00
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-01
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-02
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-03
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-04
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-05
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-06
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-07
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-08
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-09
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-10
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-11
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-12
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-13
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-14
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1716839605189

Invoking MCC driver with
BK_TOOL=greatspnxred
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RwMutex-PT-r2000w0010
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool greatspn
Invoking reducer
Running Version 202405141337
[2024-05-27 19:53:26] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -timeout, 360, -rebuildPNML]
[2024-05-27 19:53:26] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-27 19:53:27] [INFO ] Load time of PNML (sax parser for PT used): 666 ms
[2024-05-27 19:53:27] [INFO ] Transformed 6020 places.
[2024-05-27 19:53:27] [INFO ] Transformed 4020 transitions.
[2024-05-27 19:53:27] [INFO ] Found NUPN structural information;
[2024-05-27 19:53:27] [INFO ] Parsed PT model containing 6020 places and 4020 transitions and 52040 arcs in 859 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 101 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 1 formulas.
FORMULA RwMutex-PT-r2000w0010-LTLFireability-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 47 out of 6020 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 6020/6020 places, 4020/4020 transitions.
Applied a total of 0 rules in 683 ms. Remains 6020 /6020 variables (removed 0) and now considering 4020/4020 (removed 0) transitions.
// Phase 1: matrix 4020 rows 6020 cols
[2024-05-27 19:53:28] [INFO ] Computed 4010 invariants in 91 ms
[2024-05-27 19:54:00] [INFO ] Performed 3447/6020 implicitness test of which 1349 returned IMPLICIT in 30 seconds.
[2024-05-27 19:54:31] [INFO ] Performed 3553/6020 implicitness test of which 1358 returned IMPLICIT in 60 seconds.
[2024-05-27 19:55:01] [INFO ] Performed 3659/6020 implicitness test of which 1369 returned IMPLICIT in 90 seconds.
[2024-05-27 19:55:31] [INFO ] Performed 3762/6020 implicitness test of which 1379 returned IMPLICIT in 120 seconds.
[2024-05-27 19:56:01] [INFO ] Performed 3863/6020 implicitness test of which 1389 returned IMPLICIT in 150 seconds.
[2024-05-27 19:56:08] [INFO ] Implicit Places with SMT raised an exceptionSMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ... after 160206 ms
Discarding 1391 places :
Implicit Place search using SMT only with invariants took 160470 ms to find 1391 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 4629/6020 places, 4020/4020 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 4620 transition count 4011
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 4620 transition count 4011
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 27 place count 4620 transition count 4002
Applied a total of 27 rules in 937 ms. Remains 4620 /4629 variables (removed 9) and now considering 4002/4020 (removed 18) transitions.
// Phase 1: matrix 4002 rows 4620 cols
[2024-05-27 19:56:09] [INFO ] Computed 2619 invariants in 15 ms
[2024-05-27 19:56:35] [INFO ] Implicit Places using invariants in 26174 ms returned [2498, 2499, 2510, 2521, 2532, 2543, 2554, 2565, 2576, 2587, 2598, 2609, 2610, 2621, 2632, 2643, 2654, 2665, 2676, 2687, 2698, 2709, 2720, 2721, 2732, 2743, 2754, 2765, 2776, 2787, 2798, 2809, 2820, 2831, 2843, 2854, 2865, 2876, 2887, 2898, 2909, 2920, 2931, 2942, 2943, 2954, 2965, 2976, 2987, 2998, 3009, 3020, 3031, 3042, 3053, 3054, 3055, 3066, 3077, 3088, 3099, 3110, 3121, 3132, 3143, 3154, 3165, 3166, 3177, 3188, 3199, 3210, 3221, 3232, 3243, 3254, 3265, 3276, 3277, 3288, 3299, 3310, 3321, 3332, 3343, 3354, 3365, 3376, 3387, 3388, 3399, 3410, 3421, 3432, 3443, 3454, 3465, 3476, 3487, 3498, 3499, 3510, 3521, 3532, 3543, 3554, 3565, 3576, 3587, 3598, 3609, 3610, 3621, 3632, 3643, 3654, 3665, 3676, 3687, 3698, 3709, 3720, 3721, 3732, 3743, 3754, 3765, 3776, 3787, 3798, 3809, 3820, 3831, 3832, 3843, 3854, 3865, 3876, 3887, 3898, 3909, 3920, 3931, 3942, 3943, 3954, 3965, 3976, 3987, 3998, 4009, 4020, 4031, 4042, 4053, 4054, 4065, 4076, 4087, 4098, 4109, 4120, 4131, 4142, 4153, 4164, 4165, 4166, 4177, 4180, 4181, 4182, 4183, 4184, 4185, 4186, 4187, 4188, 4189, 4190, 4191, 4192, 4193, 4194, 4195, 4196, 4197, 4198, 4199, 4200, 4201, 4202, 4203, 4204, 4205, 4206, 4207, 4208, 4209, 4210, 4211, 4212, 4213, 4214, 4215, 4216, 4217, 4219, 4220, 4221, 4222, 4223, 4224, 4225, 4226, 4227, 4228, 4229, 4230, 4231, 4232, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4242, 4243, 4244, 4245, 4246, 4247, 4249, 4250, 4251, 4252, 4253, 4254, 4255, 4256, 4257, 4258, 4259, 4260, 4261, 4262, 4263, 4264, 4265, 4266, 4267, 4268, 4269, 4270, 4271, 4272, 4273, 4274, 4275, 4276, 4277, 4278, 4279, 4280, 4281, 4282, 4283, 4284, 4285, 4286, 4287, 4288, 4289, 4290, 4291, 4292, 4293, 4294, 4295, 4296, 4297, 4298, 4299, 4300, 4301, 4302, 4303, 4304, 4305, 4306, 4307, 4308, 4309, 4310, 4311, 4312, 4313, 4314, 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326, 4327, 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345, 4346, 4347, 4348, 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443, 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 4502, 4503, 4504, 4505, 4506, 4507, 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4570, 4571, 4572, 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614, 4615, 4616, 4617, 4618, 4619]
Discarding 605 places :
Implicit Place search using SMT only with invariants took 26187 ms to find 605 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 4015/6020 places, 4002/4020 transitions.
Applied a total of 0 rules in 187 ms. Remains 4015 /4015 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
Finished structural reductions in LTL mode , in 3 iterations and 188482 ms. Remains : 4015/6020 places, 4002/4020 transitions.
Support contains 47 out of 4015 places after structural reductions.
[2024-05-27 19:56:37] [INFO ] Flatten gal took : 1088 ms
[2024-05-27 19:56:38] [INFO ] Flatten gal took : 823 ms
[2024-05-27 19:56:38] [INFO ] Input system was already deterministic with 4002 transitions.
Support contains 44 out of 4015 places (down from 47) after GAL structural reductions.
RANDOM walk for 33733 steps (8 resets) in 10883 ms. (3 steps per ms) remains 0/31 properties
FORMULA RwMutex-PT-r2000w0010-LTLFireability-04 FALSE TECHNIQUES REACHABILITY_KNOWLEDGE
Computed a total of 0 stabilizing places and 0 stable transitions
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(p0))'
Support contains 1 out of 4015 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 4015/4015 places, 4002/4002 transitions.
Graph (trivial) has 3970 edges and 4015 vertex of which 3970 / 4015 are part of one of the 1985 SCC in 10 ms
Free SCC test removed 1985 places
Ensure Unique test removed 1985 transitions
Reduce isomorphic transitions removed 1985 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 15 transitions
Trivial Post-agglo rules discarded 15 transitions
Performed 15 trivial Post agglomeration. Transition count delta: 15
Iterating post reduction 0 with 15 rules applied. Total rules applied 16 place count 2030 transition count 2002
Reduce places removed 2028 places and 0 transitions.
Ensure Unique test removed 1998 transitions
Reduce isomorphic transitions removed 1998 transitions.
Iterating post reduction 1 with 4026 rules applied. Total rules applied 4042 place count 2 transition count 4
Drop transitions (Redundant composition of simpler transitions.) removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 4043 place count 2 transition count 3
Applied a total of 4043 rules in 53 ms. Remains 2 /4015 variables (removed 4013) and now considering 3/4002 (removed 3999) transitions.
// Phase 1: matrix 3 rows 2 cols
[2024-05-27 19:56:42] [INFO ] Computed 1 invariants in 1 ms
[2024-05-27 19:56:42] [INFO ] Implicit Places using invariants in 20 ms returned []
[2024-05-27 19:56:42] [INFO ] Invariant cache hit.
[2024-05-27 19:56:42] [INFO ] Implicit Places using invariants and state equation in 16 ms returned []
Implicit Place search using SMT with State Equation took 37 ms to find 0 implicit places.
[2024-05-27 19:56:42] [INFO ] Redundant transitions in 0 ms returned []
Running 1 sub problems to find dead transitions.
[2024-05-27 19:56:42] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/1 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 1 (OVERLAPS) 1/2 variables, 1/1 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/2 variables, 0/1 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 3 (OVERLAPS) 2/4 variables, 2/3 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/4 variables, 0/3 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 5 (OVERLAPS) 0/4 variables, 0/3 constraints. Problems are: Problem set: 0 solved, 1 unsolved
No progress, stopping.
After SMT solving in domain Real declared 4/5 variables, and 3 constraints, problems are : Problem set: 0 solved, 1 unsolved in 53 ms.
Refiners :[Positive P Invariants (semi-flows): 1/1 constraints, State Equation: 2/2 constraints, PredecessorRefiner: 1/1 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 1 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/1 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 1 (OVERLAPS) 1/2 variables, 1/1 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/2 variables, 0/1 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 3 (OVERLAPS) 2/4 variables, 2/3 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/4 variables, 1/4 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/4 variables, 0/4 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 6 (OVERLAPS) 0/4 variables, 0/4 constraints. Problems are: Problem set: 0 solved, 1 unsolved
No progress, stopping.
After SMT solving in domain Int declared 4/5 variables, and 4 constraints, problems are : Problem set: 0 solved, 1 unsolved in 33 ms.
Refiners :[Positive P Invariants (semi-flows): 1/1 constraints, State Equation: 2/2 constraints, PredecessorRefiner: 1/1 constraints, Known Traps: 0/0 constraints]
After SMT, in 123ms problems are : Problem set: 0 solved, 1 unsolved
Search for dead transitions found 0 dead transitions in 129ms
Starting structural reductions in SI_LTL mode, iteration 1 : 2/4015 places, 3/4002 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 229 ms. Remains : 2/4015 places, 3/4002 transitions.
Stuttering acceptance computed with spot in 147 ms :[(NOT p0)]
Running random walk in product with property : RwMutex-PT-r2000w0010-LTLFireability-00
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 1 ms.
FORMULA RwMutex-PT-r2000w0010-LTLFireability-00 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RwMutex-PT-r2000w0010-LTLFireability-00 finished in 436 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(G(p0))))'
Support contains 1 out of 4015 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 4015/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 198 ms. Remains 4015 /4015 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
// Phase 1: matrix 4002 rows 4015 cols
[2024-05-27 19:56:42] [INFO ] Computed 2014 invariants in 14 ms
[2024-05-27 19:56:44] [INFO ] Implicit Places using invariants in 1964 ms returned [1, 2, 3, 4, 5, 6, 7, 8, 1527, 2798, 4011, 4012, 4013, 4014]
Discarding 14 places :
Implicit Place search using SMT only with invariants took 1970 ms to find 14 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 4001/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 219 ms. Remains 4001 /4001 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2388 ms. Remains : 4001/4015 places, 4002/4002 transitions.
Stuttering acceptance computed with spot in 144 ms :[true, (NOT p0), (NOT p0), (NOT p0)]
Running random walk in product with property : RwMutex-PT-r2000w0010-LTLFireability-01
Entered a terminal (fully accepting) state of product in 2413 steps with 0 reset in 542 ms.
FORMULA RwMutex-PT-r2000w0010-LTLFireability-01 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RwMutex-PT-r2000w0010-LTLFireability-01 finished in 3105 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(p0)))'
Support contains 2 out of 4015 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 4015/4015 places, 4002/4002 transitions.
Graph (trivial) has 3972 edges and 4015 vertex of which 3972 / 4015 are part of one of the 1986 SCC in 8 ms
Free SCC test removed 1986 places
Ensure Unique test removed 1986 transitions
Reduce isomorphic transitions removed 1986 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 13 transitions
Trivial Post-agglo rules discarded 13 transitions
Performed 13 trivial Post agglomeration. Transition count delta: 13
Iterating post reduction 0 with 13 rules applied. Total rules applied 14 place count 2029 transition count 2003
Reduce places removed 26 places and 0 transitions.
Iterating post reduction 1 with 26 rules applied. Total rules applied 40 place count 2003 transition count 2003
Applied a total of 40 rules in 406 ms. Remains 2003 /4015 variables (removed 2012) and now considering 2003/4002 (removed 1999) transitions.
[2024-05-27 19:56:46] [INFO ] Flow matrix only has 5 transitions (discarded 1998 similar events)
// Phase 1: matrix 5 rows 2003 cols
[2024-05-27 19:56:46] [INFO ] Computed 2001 invariants in 6 ms
[2024-05-27 19:56:47] [INFO ] Implicit Places using invariants in 1593 ms returned []
[2024-05-27 19:56:47] [INFO ] Flow matrix only has 5 transitions (discarded 1998 similar events)
[2024-05-27 19:56:47] [INFO ] Invariant cache hit.
[2024-05-27 19:56:49] [INFO ] Implicit Places using invariants and state equation in 1948 ms returned []
Implicit Place search using SMT with State Equation took 3543 ms to find 0 implicit places.
[2024-05-27 19:56:49] [INFO ] Redundant transitions in 99 ms returned []
Running 2 sub problems to find dead transitions.
[2024-05-27 19:56:49] [INFO ] Flow matrix only has 5 transitions (discarded 1998 similar events)
[2024-05-27 19:56:49] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/2 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 1 (OVERLAPS) 2001/2003 variables, 2001/2001 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/2003 variables, 0/2001 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 3 (OVERLAPS) 4/2007 variables, 2003/4004 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/2007 variables, 0/4004 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 5 (OVERLAPS) 0/2007 variables, 0/4004 constraints. Problems are: Problem set: 0 solved, 2 unsolved
No progress, stopping.
After SMT solving in domain Real declared 2007/2008 variables, and 4004 constraints, problems are : Problem set: 0 solved, 2 unsolved in 1000 ms.
Refiners :[Positive P Invariants (semi-flows): 2001/2001 constraints, State Equation: 2003/2003 constraints, PredecessorRefiner: 2/2 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 2 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/2 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 1 (OVERLAPS) 2001/2003 variables, 2001/2001 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/2003 variables, 0/2001 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 3 (OVERLAPS) 4/2007 variables, 2003/4004 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/2007 variables, 2/4006 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/2007 variables, 0/4006 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 6 (OVERLAPS) 0/2007 variables, 0/4006 constraints. Problems are: Problem set: 0 solved, 2 unsolved
No progress, stopping.
After SMT solving in domain Int declared 2007/2008 variables, and 4006 constraints, problems are : Problem set: 0 solved, 2 unsolved in 991 ms.
Refiners :[Positive P Invariants (semi-flows): 2001/2001 constraints, State Equation: 2003/2003 constraints, PredecessorRefiner: 2/2 constraints, Known Traps: 0/0 constraints]
After SMT, in 2023ms problems are : Problem set: 0 solved, 2 unsolved
Search for dead transitions found 0 dead transitions in 2023ms
Starting structural reductions in SI_LTL mode, iteration 1 : 2003/4015 places, 2003/4002 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 6082 ms. Remains : 2003/4015 places, 2003/4002 transitions.
Stuttering acceptance computed with spot in 80 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : RwMutex-PT-r2000w0010-LTLFireability-02
Stuttering criterion allowed to conclude after 1 steps with 0 reset in 1 ms.
FORMULA RwMutex-PT-r2000w0010-LTLFireability-02 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RwMutex-PT-r2000w0010-LTLFireability-02 finished in 6190 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((p0&&X((p1&&F(p2))))))'
Support contains 5 out of 4015 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 4015/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 197 ms. Remains 4015 /4015 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
// Phase 1: matrix 4002 rows 4015 cols
[2024-05-27 19:56:52] [INFO ] Computed 2014 invariants in 18 ms
[2024-05-27 19:56:53] [INFO ] Implicit Places using invariants in 1653 ms returned [1, 2, 3, 4, 5, 6, 7, 1527, 2798, 4011, 4012, 4014]
Discarding 12 places :
Implicit Place search using SMT only with invariants took 1658 ms to find 12 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 4003/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 198 ms. Remains 4003 /4003 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2055 ms. Remains : 4003/4015 places, 4002/4002 transitions.
Stuttering acceptance computed with spot in 139 ms :[(OR (NOT p0) (NOT p2) (NOT p1)), (NOT p2), (OR (NOT p1) (NOT p2))]
Running random walk in product with property : RwMutex-PT-r2000w0010-LTLFireability-03
Product exploration timeout after 45600 steps with 8 reset in 10001 ms.
Stack based approach found an accepted trace after 1875 steps with 0 reset with depth 1876 and stack size 1525 in 394 ms.
FORMULA RwMutex-PT-r2000w0010-LTLFireability-03 FALSE TECHNIQUES STACK_TEST
Treatment of property RwMutex-PT-r2000w0010-LTLFireability-03 finished in 12621 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((X((!p0&&X((F(p1)||G(!p0))))) U (p2 U p3)))'
Support contains 5 out of 4015 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 4015/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 189 ms. Remains 4015 /4015 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
[2024-05-27 19:57:04] [INFO ] Invariant cache hit.
[2024-05-27 19:57:06] [INFO ] Implicit Places using invariants in 1784 ms returned [1, 2, 3, 4, 5, 6, 7, 8, 2798, 4011, 4012, 4013, 4014]
Discarding 13 places :
Implicit Place search using SMT only with invariants took 1791 ms to find 13 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 4002/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 189 ms. Remains 4002 /4002 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2170 ms. Remains : 4002/4015 places, 4002/4002 transitions.
Stuttering acceptance computed with spot in 356 ms :[(AND (NOT p1) p0), true, (NOT p1), (NOT p3), (NOT p3), (NOT p3), (OR (NOT p3) p0), (OR (NOT p3) (AND p0 (NOT p1))), (OR (NOT p3) (NOT p1))]
Running random walk in product with property : RwMutex-PT-r2000w0010-LTLFireability-05
Entered a terminal (fully accepting) state of product in 10301 steps with 11 reset in 1996 ms.
FORMULA RwMutex-PT-r2000w0010-LTLFireability-05 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RwMutex-PT-r2000w0010-LTLFireability-05 finished in 4569 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X((F(p0)||X(G(p1))))))'
Support contains 3 out of 4015 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 4015/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 193 ms. Remains 4015 /4015 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
[2024-05-27 19:57:09] [INFO ] Invariant cache hit.
[2024-05-27 19:57:11] [INFO ] Implicit Places using invariants in 1689 ms returned [1, 3, 4, 5, 6, 7, 8, 1527, 2798, 4011, 4012, 4013, 4014]
Discarding 13 places :
Implicit Place search using SMT only with invariants took 1693 ms to find 13 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 4002/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 198 ms. Remains 4002 /4002 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2085 ms. Remains : 4002/4015 places, 4002/4002 transitions.
Stuttering acceptance computed with spot in 168 ms :[(NOT p0), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Running random walk in product with property : RwMutex-PT-r2000w0010-LTLFireability-06
Product exploration timeout after 69970 steps with 15989 reset in 10002 ms.
Stack based approach found an accepted trace after 15604 steps with 3346 reset with depth 3053 and stack size 3053 in 2332 ms.
FORMULA RwMutex-PT-r2000w0010-LTLFireability-06 FALSE TECHNIQUES STACK_TEST
Treatment of property RwMutex-PT-r2000w0010-LTLFireability-06 finished in 14628 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((G((F(p0)&&F(!p0))) U G(p1)))'
Support contains 2 out of 4015 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 4015/4015 places, 4002/4002 transitions.
Graph (trivial) has 3968 edges and 4015 vertex of which 3968 / 4015 are part of one of the 1984 SCC in 5 ms
Free SCC test removed 1984 places
Ensure Unique test removed 1984 transitions
Reduce isomorphic transitions removed 1984 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 15 transitions
Trivial Post-agglo rules discarded 15 transitions
Performed 15 trivial Post agglomeration. Transition count delta: 15
Iterating post reduction 0 with 15 rules applied. Total rules applied 16 place count 2031 transition count 2003
Reduce places removed 2027 places and 0 transitions.
Ensure Unique test removed 1997 transitions
Reduce isomorphic transitions removed 1997 transitions.
Iterating post reduction 1 with 4024 rules applied. Total rules applied 4040 place count 4 transition count 6
Drop transitions (Redundant composition of simpler transitions.) removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 4041 place count 4 transition count 5
Applied a total of 4041 rules in 30 ms. Remains 4 /4015 variables (removed 4011) and now considering 5/4002 (removed 3997) transitions.
// Phase 1: matrix 5 rows 4 cols
[2024-05-27 19:57:23] [INFO ] Computed 2 invariants in 0 ms
[2024-05-27 19:57:23] [INFO ] Implicit Places using invariants in 20 ms returned []
[2024-05-27 19:57:23] [INFO ] Invariant cache hit.
[2024-05-27 19:57:23] [INFO ] Implicit Places using invariants and state equation in 17 ms returned []
Implicit Place search using SMT with State Equation took 38 ms to find 0 implicit places.
[2024-05-27 19:57:23] [INFO ] Redundant transitions in 1 ms returned []
Running 2 sub problems to find dead transitions.
[2024-05-27 19:57:23] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/2 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 1 (OVERLAPS) 2/4 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/4 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 3 (OVERLAPS) 4/8 variables, 4/6 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/8 variables, 0/6 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 5 (OVERLAPS) 0/8 variables, 0/6 constraints. Problems are: Problem set: 0 solved, 2 unsolved
No progress, stopping.
After SMT solving in domain Real declared 8/9 variables, and 6 constraints, problems are : Problem set: 0 solved, 2 unsolved in 24 ms.
Refiners :[Positive P Invariants (semi-flows): 2/2 constraints, State Equation: 4/4 constraints, PredecessorRefiner: 2/2 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 2 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/2 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 1 (OVERLAPS) 2/4 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/4 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 3 (OVERLAPS) 4/8 variables, 4/6 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/8 variables, 2/8 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/8 variables, 0/8 constraints. Problems are: Problem set: 0 solved, 2 unsolved
At refinement iteration 6 (OVERLAPS) 0/8 variables, 0/8 constraints. Problems are: Problem set: 0 solved, 2 unsolved
No progress, stopping.
After SMT solving in domain Int declared 8/9 variables, and 8 constraints, problems are : Problem set: 0 solved, 2 unsolved in 29 ms.
Refiners :[Positive P Invariants (semi-flows): 2/2 constraints, State Equation: 4/4 constraints, PredecessorRefiner: 2/2 constraints, Known Traps: 0/0 constraints]
After SMT, in 57ms problems are : Problem set: 0 solved, 2 unsolved
Search for dead transitions found 0 dead transitions in 57ms
Starting structural reductions in SI_LTL mode, iteration 1 : 4/4015 places, 5/4002 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 132 ms. Remains : 4/4015 places, 5/4002 transitions.
Stuttering acceptance computed with spot in 147 ms :[(NOT p1), (NOT p0), p0, p1]
Running random walk in product with property : RwMutex-PT-r2000w0010-LTLFireability-07
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 0 ms.
FORMULA RwMutex-PT-r2000w0010-LTLFireability-07 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RwMutex-PT-r2000w0010-LTLFireability-07 finished in 305 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(F(((p1&&G(p2))||p0))))'
Support contains 4 out of 4015 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 4015/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 191 ms. Remains 4015 /4015 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
// Phase 1: matrix 4002 rows 4015 cols
[2024-05-27 19:57:24] [INFO ] Computed 2014 invariants in 17 ms
[2024-05-27 19:57:25] [INFO ] Implicit Places using invariants in 1609 ms returned [1, 2, 3, 5, 6, 8, 1527, 2798, 4011, 4012, 4013, 4014]
Discarding 12 places :
Implicit Place search using SMT only with invariants took 1614 ms to find 12 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 4003/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 186 ms. Remains 4003 /4003 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1992 ms. Remains : 4003/4015 places, 4002/4002 transitions.
Stuttering acceptance computed with spot in 115 ms :[(OR (AND (NOT p0) (NOT p1)) (AND (NOT p0) (NOT p2))), (OR (AND (NOT p0) (NOT p1)) (AND (NOT p0) (NOT p2))), (AND (NOT p0) (NOT p2))]
Running random walk in product with property : RwMutex-PT-r2000w0010-LTLFireability-08
Product exploration timeout after 50750 steps with 30 reset in 10001 ms.
Stack based approach found an accepted trace after 816 steps with 0 reset with depth 817 and stack size 817 in 149 ms.
FORMULA RwMutex-PT-r2000w0010-LTLFireability-08 FALSE TECHNIQUES STACK_TEST
Treatment of property RwMutex-PT-r2000w0010-LTLFireability-08 finished in 12282 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((p0&&(p1 U X(G(!p2))))))'
Support contains 4 out of 4015 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 4015/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 198 ms. Remains 4015 /4015 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
[2024-05-27 19:57:36] [INFO ] Invariant cache hit.
[2024-05-27 19:57:38] [INFO ] Implicit Places using invariants in 1722 ms returned [1, 2, 3, 4, 5, 7, 8, 1527, 2798, 4011, 4012, 4013, 4014]
Discarding 13 places :
Implicit Place search using SMT only with invariants took 1727 ms to find 13 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 4002/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 193 ms. Remains 4002 /4002 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2118 ms. Remains : 4002/4015 places, 4002/4002 transitions.
Stuttering acceptance computed with spot in 154 ms :[(OR (NOT p0) p2), (OR (NOT p0) p2), true, p2, p2]
Running random walk in product with property : RwMutex-PT-r2000w0010-LTLFireability-09
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 3 ms.
FORMULA RwMutex-PT-r2000w0010-LTLFireability-09 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RwMutex-PT-r2000w0010-LTLFireability-09 finished in 2314 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((F(p0)||X((X(G(p1)) U G(p2))))))'
Support contains 4 out of 4015 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 4015/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 188 ms. Remains 4015 /4015 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
[2024-05-27 19:57:38] [INFO ] Invariant cache hit.
[2024-05-27 19:57:40] [INFO ] Implicit Places using invariants in 1652 ms returned [1, 2, 3, 4, 5, 6, 7, 8, 1527, 4011, 4012, 4013, 4014]
Discarding 13 places :
Implicit Place search using SMT only with invariants took 1656 ms to find 13 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 4002/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 191 ms. Remains 4002 /4002 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2036 ms. Remains : 4002/4015 places, 4002/4002 transitions.
Stuttering acceptance computed with spot in 226 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p2) (NOT p1)), (NOT p0), (AND (NOT p0) (NOT p2) p1)]
Running random walk in product with property : RwMutex-PT-r2000w0010-LTLFireability-10
Product exploration timeout after 50750 steps with 29 reset in 10002 ms.
Stack based approach found an accepted trace after 20594 steps with 12 reset with depth 1096 and stack size 1096 in 4315 ms.
FORMULA RwMutex-PT-r2000w0010-LTLFireability-10 FALSE TECHNIQUES STACK_TEST
Treatment of property RwMutex-PT-r2000w0010-LTLFireability-10 finished in 16609 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(F(p0))))'
Support contains 1 out of 4015 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 4015/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 190 ms. Remains 4015 /4015 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
[2024-05-27 19:57:55] [INFO ] Invariant cache hit.
[2024-05-27 19:57:57] [INFO ] Implicit Places using invariants in 1703 ms returned [1, 2, 3, 4, 5, 6, 7, 8, 1527, 2798, 4011, 4012, 4013, 4014]
Discarding 14 places :
Implicit Place search using SMT only with invariants took 1707 ms to find 14 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 4001/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 179 ms. Remains 4001 /4001 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2076 ms. Remains : 4001/4015 places, 4002/4002 transitions.
Stuttering acceptance computed with spot in 210 ms :[(NOT p0), (NOT p0), (NOT p0)]
Running random walk in product with property : RwMutex-PT-r2000w0010-LTLFireability-11
Product exploration timeout after 66630 steps with 14004 reset in 10001 ms.
Stack based approach found an accepted trace after 5542 steps with 368 reset with depth 239 and stack size 239 in 1077 ms.
FORMULA RwMutex-PT-r2000w0010-LTLFireability-11 FALSE TECHNIQUES STACK_TEST
Treatment of property RwMutex-PT-r2000w0010-LTLFireability-11 finished in 13390 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G(p0)))'
Support contains 3 out of 4015 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 4015/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 185 ms. Remains 4015 /4015 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
[2024-05-27 19:58:08] [INFO ] Invariant cache hit.
[2024-05-27 19:58:10] [INFO ] Implicit Places using invariants in 1665 ms returned [1, 2, 4, 5, 6, 7, 8, 1527, 2798, 4011, 4012, 4013, 4014]
Discarding 13 places :
Implicit Place search using SMT only with invariants took 1673 ms to find 13 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 4002/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 208 ms. Remains 4002 /4002 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2066 ms. Remains : 4002/4015 places, 4002/4002 transitions.
Stuttering acceptance computed with spot in 74 ms :[true, (NOT p0), (NOT p0)]
Running random walk in product with property : RwMutex-PT-r2000w0010-LTLFireability-12
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 1 ms.
FORMULA RwMutex-PT-r2000w0010-LTLFireability-12 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RwMutex-PT-r2000w0010-LTLFireability-12 finished in 2180 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(G(p0))&&(p1 U p2)))'
Support contains 5 out of 4015 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 4015/4015 places, 4002/4002 transitions.
Graph (trivial) has 3970 edges and 4015 vertex of which 3970 / 4015 are part of one of the 1985 SCC in 5 ms
Free SCC test removed 1985 places
Ensure Unique test removed 1985 transitions
Reduce isomorphic transitions removed 1985 transitions.
Drop transitions (Trivial Post-Agglo cleanup.) removed 12 transitions
Trivial Post-agglo rules discarded 12 transitions
Performed 12 trivial Post agglomeration. Transition count delta: 12
Iterating post reduction 0 with 12 rules applied. Total rules applied 13 place count 2030 transition count 2005
Reduce places removed 24 places and 0 transitions.
Iterating post reduction 1 with 24 rules applied. Total rules applied 37 place count 2006 transition count 2005
Applied a total of 37 rules in 313 ms. Remains 2006 /4015 variables (removed 2009) and now considering 2005/4002 (removed 1997) transitions.
[2024-05-27 19:58:11] [INFO ] Flow matrix only has 9 transitions (discarded 1996 similar events)
// Phase 1: matrix 9 rows 2006 cols
[2024-05-27 19:58:11] [INFO ] Computed 2002 invariants in 8 ms
[2024-05-27 19:58:12] [INFO ] Implicit Places using invariants in 1580 ms returned []
[2024-05-27 19:58:12] [INFO ] Flow matrix only has 9 transitions (discarded 1996 similar events)
[2024-05-27 19:58:12] [INFO ] Invariant cache hit.
[2024-05-27 19:58:14] [INFO ] Implicit Places using invariants and state equation in 1994 ms returned []
Implicit Place search using SMT with State Equation took 3585 ms to find 0 implicit places.
[2024-05-27 19:58:14] [INFO ] Redundant transitions in 101 ms returned []
Running 4 sub problems to find dead transitions.
[2024-05-27 19:58:14] [INFO ] Flow matrix only has 9 transitions (discarded 1996 similar events)
[2024-05-27 19:58:14] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/4 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 4 unsolved
At refinement iteration 1 (OVERLAPS) 2002/2006 variables, 2002/2002 constraints. Problems are: Problem set: 0 solved, 4 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/2006 variables, 0/2002 constraints. Problems are: Problem set: 0 solved, 4 unsolved
At refinement iteration 3 (OVERLAPS) 8/2014 variables, 2006/4008 constraints. Problems are: Problem set: 0 solved, 4 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/2014 variables, 0/4008 constraints. Problems are: Problem set: 0 solved, 4 unsolved
At refinement iteration 5 (OVERLAPS) 0/2014 variables, 0/4008 constraints. Problems are: Problem set: 0 solved, 4 unsolved
No progress, stopping.
After SMT solving in domain Real declared 2014/2015 variables, and 4008 constraints, problems are : Problem set: 0 solved, 4 unsolved in 1149 ms.
Refiners :[Positive P Invariants (semi-flows): 2002/2002 constraints, State Equation: 2006/2006 constraints, PredecessorRefiner: 4/4 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 4 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/4 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 4 unsolved
At refinement iteration 1 (OVERLAPS) 2002/2006 variables, 2002/2002 constraints. Problems are: Problem set: 0 solved, 4 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/2006 variables, 0/2002 constraints. Problems are: Problem set: 0 solved, 4 unsolved
At refinement iteration 3 (OVERLAPS) 8/2014 variables, 2006/4008 constraints. Problems are: Problem set: 0 solved, 4 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/2014 variables, 4/4012 constraints. Problems are: Problem set: 0 solved, 4 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/2014 variables, 0/4012 constraints. Problems are: Problem set: 0 solved, 4 unsolved
At refinement iteration 6 (OVERLAPS) 0/2014 variables, 0/4012 constraints. Problems are: Problem set: 0 solved, 4 unsolved
No progress, stopping.
After SMT solving in domain Int declared 2014/2015 variables, and 4012 constraints, problems are : Problem set: 0 solved, 4 unsolved in 1043 ms.
Refiners :[Positive P Invariants (semi-flows): 2002/2002 constraints, State Equation: 2006/2006 constraints, PredecessorRefiner: 4/4 constraints, Known Traps: 0/0 constraints]
After SMT, in 2232ms problems are : Problem set: 0 solved, 4 unsolved
Search for dead transitions found 0 dead transitions in 2232ms
Starting structural reductions in SI_LTL mode, iteration 1 : 2006/4015 places, 2005/4002 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 6241 ms. Remains : 2006/4015 places, 2005/4002 transitions.
Stuttering acceptance computed with spot in 108 ms :[(OR (NOT p2) (NOT p0)), true, (NOT p0), (NOT p2)]
Running random walk in product with property : RwMutex-PT-r2000w0010-LTLFireability-14
Stuttering criterion allowed to conclude after 4 steps with 0 reset in 2 ms.
FORMULA RwMutex-PT-r2000w0010-LTLFireability-14 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RwMutex-PT-r2000w0010-LTLFireability-14 finished in 6373 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202405141337/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(p0)||X(p1)))'
Support contains 3 out of 4015 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 4015/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 195 ms. Remains 4015 /4015 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
// Phase 1: matrix 4002 rows 4015 cols
[2024-05-27 19:58:17] [INFO ] Computed 2014 invariants in 13 ms
[2024-05-27 19:58:19] [INFO ] Implicit Places using invariants in 1683 ms returned [1, 2, 3, 4, 5, 6, 7, 8, 1527, 2798, 4011, 4012, 4013]
Discarding 13 places :
Implicit Place search using SMT only with invariants took 1688 ms to find 13 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 4002/4015 places, 4002/4002 transitions.
Applied a total of 0 rules in 197 ms. Remains 4002 /4002 variables (removed 0) and now considering 4002/4002 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2081 ms. Remains : 4002/4015 places, 4002/4002 transitions.
Stuttering acceptance computed with spot in 103 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0)]
Running random walk in product with property : RwMutex-PT-r2000w0010-LTLFireability-15
Product exploration timeout after 64370 steps with 14407 reset in 10001 ms.
Stack based approach found an accepted trace after 4043 steps with 1322 reset with depth 1400 and stack size 1400 in 546 ms.
FORMULA RwMutex-PT-r2000w0010-LTLFireability-15 FALSE TECHNIQUES STACK_TEST
Treatment of property RwMutex-PT-r2000w0010-LTLFireability-15 finished in 12750 ms.
All properties solved by simple procedures.
Total runtime 303641 ms.
ITS solved all properties within timeout

BK_STOP 1716839909996

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLFireability -timeout 360 -rebuildPNML

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r2000w0010"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="greatspnxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool greatspnxred"
echo " Input is RwMutex-PT-r2000w0010, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r333-tall-171679078300348"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r2000w0010.tgz
mv RwMutex-PT-r2000w0010 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;