MCC'2024- Execution of r313-tall-171662341400883

About the Execution of LoLA for ResAllocation-PT-R100C002

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
0.000	1056391.00	0.00	0.00	FT?T?T??????F???	normal

Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341400883.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ResAllocation-PT-R100C002, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341400883
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 896K
-rw-r--r-- 1 mcc users 9.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 100K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K May 19 07:14 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K May 19 16:23 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 23 07:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 23 07:48 LTLFireability.xml
-rw-r--r-- 1 mcc users 10K Apr 11 23:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 97K Apr 11 23:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.4K Apr 11 23:19 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 78K Apr 11 23:19 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 422K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R100C002-LTLCardinality-00
FORMULA_NAME ResAllocation-PT-R100C002-LTLCardinality-01
FORMULA_NAME ResAllocation-PT-R100C002-LTLCardinality-02
FORMULA_NAME ResAllocation-PT-R100C002-LTLCardinality-03
FORMULA_NAME ResAllocation-PT-R100C002-LTLCardinality-04
FORMULA_NAME ResAllocation-PT-R100C002-LTLCardinality-05
FORMULA_NAME ResAllocation-PT-R100C002-LTLCardinality-06
FORMULA_NAME ResAllocation-PT-R100C002-LTLCardinality-07
FORMULA_NAME ResAllocation-PT-R100C002-LTLCardinality-08
FORMULA_NAME ResAllocation-PT-R100C002-LTLCardinality-09
FORMULA_NAME ResAllocation-PT-R100C002-LTLCardinality-10
FORMULA_NAME ResAllocation-PT-R100C002-LTLCardinality-11
FORMULA_NAME ResAllocation-PT-R100C002-LTLCardinality-12
FORMULA_NAME ResAllocation-PT-R100C002-LTLCardinality-13
FORMULA_NAME ResAllocation-PT-R100C002-LTLCardinality-14
FORMULA_NAME ResAllocation-PT-R100C002-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717359938225

FORMULA ResAllocation-PT-R100C002-LTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R100C002-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R100C002-LTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R100C002-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R100C002-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717360994616

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 20 (type CNST) for 19 ResAllocation-PT-R100C002-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 0 ResAllocation-PT-R100C002-LTLCardinality-00
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 0 ResAllocation-PT-R100C002-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 0 ResAllocation-PT-R100C002-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 20 (type CNST) for ResAllocation-PT-R100C002-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for ResAllocation-PT-R100C002-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 57 (type FNDP) for ResAllocation-PT-R100C002-LTLCardinality-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for ResAllocation-PT-R100C002-LTLCardinality-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 ResAllocation-PT-R100C002-LTLCardinality-01
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for ResAllocation-PT-R100C002-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 ResAllocation-PT-R100C002-LTLCardinality-06
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for ResAllocation-PT-R100C002-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 14 (type CNST) for 13 ResAllocation-PT-R100C002-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 14 (type CNST) for ResAllocation-PT-R100C002-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 66 (type FNDP) for 44 ResAllocation-PT-R100C002-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 44 ResAllocation-PT-R100C002-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type FNDP) for ResAllocation-PT-R100C002-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for ResAllocation-PT-R100C002-LTLCardinality-12 (obsolete)
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for ResAllocation-PT-R100C002-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for ResAllocation-PT-R100C002-LTLCardinality-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 5/299 5/2000 ResAllocation-PT-R100C002-LTLCardinality-06 609857 m, 121971 m/sec, 5996070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 10/299 8/2000 ResAllocation-PT-R100C002-LTLCardinality-06 1152224 m, 108473 m/sec, 11999642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 15/299 12/2000 ResAllocation-PT-R100C002-LTLCardinality-06 1670142 m, 103583 m/sec, 17943587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 20/299 16/2000 ResAllocation-PT-R100C002-LTLCardinality-06 2206321 m, 107235 m/sec, 23851374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 25/299 19/2000 ResAllocation-PT-R100C002-LTLCardinality-06 2693685 m, 97472 m/sec, 29642734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 30/299 23/2000 ResAllocation-PT-R100C002-LTLCardinality-06 3205892 m, 102441 m/sec, 35474968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 35/299 26/2000 ResAllocation-PT-R100C002-LTLCardinality-06 3668926 m, 92606 m/sec, 41332207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 40/299 29/2000 ResAllocation-PT-R100C002-LTLCardinality-06 4132515 m, 92717 m/sec, 47119646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 45/299 32/2000 ResAllocation-PT-R100C002-LTLCardinality-06 4616650 m, 96827 m/sec, 52873673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 50/299 36/2000 ResAllocation-PT-R100C002-LTLCardinality-06 5135109 m, 103691 m/sec, 58684272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 55/299 39/2000 ResAllocation-PT-R100C002-LTLCardinality-06 5575725 m, 88123 m/sec, 64406726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 60/299 42/2000 ResAllocation-PT-R100C002-LTLCardinality-06 6064433 m, 97741 m/sec, 70131675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 65/299 46/2000 ResAllocation-PT-R100C002-LTLCardinality-06 6573807 m, 101874 m/sec, 75870468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 70/299 49/2000 ResAllocation-PT-R100C002-LTLCardinality-06 7022123 m, 89663 m/sec, 81588240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 75/299 52/2000 ResAllocation-PT-R100C002-LTLCardinality-06 7473921 m, 90359 m/sec, 87352377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 80/299 55/2000 ResAllocation-PT-R100C002-LTLCardinality-06 7890275 m, 83270 m/sec, 93178481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 85/299 58/2000 ResAllocation-PT-R100C002-LTLCardinality-06 8333025 m, 88550 m/sec, 98887163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 90/299 60/2000 ResAllocation-PT-R100C002-LTLCardinality-06 8735593 m, 80513 m/sec, 104504302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 95/299 64/2000 ResAllocation-PT-R100C002-LTLCardinality-06 9196111 m, 92103 m/sec, 110139039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 100/299 67/2000 ResAllocation-PT-R100C002-LTLCardinality-06 9653849 m, 91547 m/sec, 115788831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 105/299 70/2000 ResAllocation-PT-R100C002-LTLCardinality-06 10080724 m, 85375 m/sec, 121348291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 110/299 73/2000 ResAllocation-PT-R100C002-LTLCardinality-06 10552251 m, 94305 m/sec, 126945908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 115/299 76/2000 ResAllocation-PT-R100C002-LTLCardinality-06 11034215 m, 96392 m/sec, 132500497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 120/299 80/2000 ResAllocation-PT-R100C002-LTLCardinality-06 11524516 m, 98060 m/sec, 138297433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 125/299 83/2000 ResAllocation-PT-R100C002-LTLCardinality-06 11943023 m, 83701 m/sec, 143918023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 130/299 85/2000 ResAllocation-PT-R100C002-LTLCardinality-06 12355417 m, 82478 m/sec, 149405927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 135/299 89/2000 ResAllocation-PT-R100C002-LTLCardinality-06 12823290 m, 93574 m/sec, 155096785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 140/299 92/2000 ResAllocation-PT-R100C002-LTLCardinality-06 13294769 m, 94295 m/sec, 160643541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 145/299 95/2000 ResAllocation-PT-R100C002-LTLCardinality-06 13788109 m, 98668 m/sec, 166269915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 150/299 98/2000 ResAllocation-PT-R100C002-LTLCardinality-06 14225089 m, 87396 m/sec, 171819630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 155/299 101/2000 ResAllocation-PT-R100C002-LTLCardinality-06 14654700 m, 85922 m/sec, 177315513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 160/299 104/2000 ResAllocation-PT-R100C002-LTLCardinality-06 15053389 m, 79737 m/sec, 182871000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 165/299 107/2000 ResAllocation-PT-R100C002-LTLCardinality-06 15475774 m, 84477 m/sec, 188391954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 170/299 109/2000 ResAllocation-PT-R100C002-LTLCardinality-06 15867486 m, 78342 m/sec, 193812222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 175/299 112/2000 ResAllocation-PT-R100C002-LTLCardinality-06 16292641 m, 85031 m/sec, 199326831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 180/299 115/2000 ResAllocation-PT-R100C002-LTLCardinality-06 16685251 m, 78522 m/sec, 204887155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 185/299 118/2000 ResAllocation-PT-R100C002-LTLCardinality-06 17067434 m, 76436 m/sec, 210460852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 190/299 120/2000 ResAllocation-PT-R100C002-LTLCardinality-06 17433578 m, 73228 m/sec, 215925594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 195/299 123/2000 ResAllocation-PT-R100C002-LTLCardinality-06 17838093 m, 80903 m/sec, 221521243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 200/299 126/2000 ResAllocation-PT-R100C002-LTLCardinality-06 18263101 m, 85001 m/sec, 227118101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 205/299 129/2000 ResAllocation-PT-R100C002-LTLCardinality-06 18661321 m, 79644 m/sec, 232611928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 210/299 131/2000 ResAllocation-PT-R100C002-LTLCardinality-06 19026452 m, 73026 m/sec, 238013415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 215/299 134/2000 ResAllocation-PT-R100C002-LTLCardinality-06 19420668 m, 78843 m/sec, 243473984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 220/299 137/2000 ResAllocation-PT-R100C002-LTLCardinality-06 19886617 m, 93189 m/sec, 249009152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 225/299 140/2000 ResAllocation-PT-R100C002-LTLCardinality-06 20313970 m, 85470 m/sec, 254444986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 230/299 143/2000 ResAllocation-PT-R100C002-LTLCardinality-06 20732902 m, 83786 m/sec, 259838431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 235/299 146/2000 ResAllocation-PT-R100C002-LTLCardinality-06 21148418 m, 83103 m/sec, 265336297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 240/299 148/2000 ResAllocation-PT-R100C002-LTLCardinality-06 21541565 m, 78629 m/sec, 270744364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 245/299 151/2000 ResAllocation-PT-R100C002-LTLCardinality-06 21945680 m, 80823 m/sec, 276134504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 250/299 154/2000 ResAllocation-PT-R100C002-LTLCardinality-06 22346120 m, 80088 m/sec, 281501301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 255/299 157/2000 ResAllocation-PT-R100C002-LTLCardinality-06 22810033 m, 92782 m/sec, 286948166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 260/299 160/2000 ResAllocation-PT-R100C002-LTLCardinality-06 23239582 m, 85909 m/sec, 292370433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 265/299 163/2000 ResAllocation-PT-R100C002-LTLCardinality-06 23663555 m, 84794 m/sec, 297717066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 270/299 166/2000 ResAllocation-PT-R100C002-LTLCardinality-06 24109086 m, 89106 m/sec, 303087008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 275/299 170/2000 ResAllocation-PT-R100C002-LTLCardinality-06 24617418 m, 101666 m/sec, 308642990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 280/299 173/2000 ResAllocation-PT-R100C002-LTLCardinality-06 25077937 m, 92103 m/sec, 314424950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 285/299 176/2000 ResAllocation-PT-R100C002-LTLCardinality-06 25507537 m, 85920 m/sec, 320060545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 290/299 178/2000 ResAllocation-PT-R100C002-LTLCardinality-06 25896458 m, 77784 m/sec, 325611008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 295/299 181/2000 ResAllocation-PT-R100C002-LTLCardinality-06 26282211 m, 77150 m/sec, 331047781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 23 (type EXCL) for ResAllocation-PT-R100C002-LTLCardinality-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 ResAllocation-PT-R100C002-LTLCardinality-15
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 ResAllocation-PT-R100C002-LTLCardinality-06
[[35mlola[0m][I] time limit : 3293 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for ResAllocation-PT-R100C002-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4953
[[35mlola[0m][I] fired transitions : 4953
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 5/299 5/5 ResAllocation-PT-R100C002-LTLCardinality-06 625217 m, -5131398 m/sec, 6161397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 23 (type EXCL) for ResAllocation-PT-R100C002-LTLCardinality-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 ResAllocation-PT-R100C002-LTLCardinality-13
[[35mlola[0m][I] time limit : 328 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for ResAllocation-PT-R100C002-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9903
[[35mlola[0m][I] fired transitions : 9904
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 ResAllocation-PT-R100C002-LTLCardinality-11
[[35mlola[0m][I] time limit : 364 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 5/364 8/2000 ResAllocation-PT-R100C002-LTLCardinality-11 1043718 m, 208743 m/sec, 5637020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 10/364 15/2000 ResAllocation-PT-R100C002-LTLCardinality-11 1958246 m, 182905 m/sec, 11138978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 15/364 21/2000 ResAllocation-PT-R100C002-LTLCardinality-11 2864751 m, 181301 m/sec, 16524449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 20/364 27/2000 ResAllocation-PT-R100C002-LTLCardinality-11 3725031 m, 172056 m/sec, 21752749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 25/364 33/2000 ResAllocation-PT-R100C002-LTLCardinality-11 4482814 m, 151556 m/sec, 26876975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 30/364 39/2000 ResAllocation-PT-R100C002-LTLCardinality-11 5301650 m, 163767 m/sec, 31872641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 35/364 45/2000 ResAllocation-PT-R100C002-LTLCardinality-11 6123834 m, 164436 m/sec, 36993014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 40/364 51/2000 ResAllocation-PT-R100C002-LTLCardinality-11 6974885 m, 170210 m/sec, 42047433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 45/364 56/2000 ResAllocation-PT-R100C002-LTLCardinality-11 7685545 m, 142132 m/sec, 46765925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 50/364 61/2000 ResAllocation-PT-R100C002-LTLCardinality-11 8388641 m, 140619 m/sec, 51529716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 55/364 66/2000 ResAllocation-PT-R100C002-LTLCardinality-11 9050813 m, 132434 m/sec, 56250732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 60/364 71/2000 ResAllocation-PT-R100C002-LTLCardinality-11 9730149 m, 135867 m/sec, 60993037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 65/364 76/2000 ResAllocation-PT-R100C002-LTLCardinality-11 10477248 m, 149419 m/sec, 65641853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 70/364 81/2000 ResAllocation-PT-R100C002-LTLCardinality-11 11143094 m, 133169 m/sec, 70171050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 75/364 87/2000 ResAllocation-PT-R100C002-LTLCardinality-11 11890660 m, 149513 m/sec, 74758966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 80/364 93/2000 ResAllocation-PT-R100C002-LTLCardinality-11 12697272 m, 161322 m/sec, 79661752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 85/364 97/2000 ResAllocation-PT-R100C002-LTLCardinality-11 13371226 m, 134790 m/sec, 84298643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 90/364 103/2000 ResAllocation-PT-R100C002-LTLCardinality-11 14194263 m, 164607 m/sec, 89317208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 95/364 109/2000 ResAllocation-PT-R100C002-LTLCardinality-11 14910063 m, 143160 m/sec, 93781178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 100/364 113/2000 ResAllocation-PT-R100C002-LTLCardinality-11 15553837 m, 128754 m/sec, 98152948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 105/364 118/2000 ResAllocation-PT-R100C002-LTLCardinality-11 16173563 m, 123945 m/sec, 102580265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 110/364 122/2000 ResAllocation-PT-R100C002-LTLCardinality-11 16825305 m, 130348 m/sec, 107002226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 115/364 127/2000 ResAllocation-PT-R100C002-LTLCardinality-11 17471818 m, 129302 m/sec, 111492352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 120/364 131/2000 ResAllocation-PT-R100C002-LTLCardinality-11 18072834 m, 120203 m/sec, 115993926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 125/364 136/2000 ResAllocation-PT-R100C002-LTLCardinality-11 18647162 m, 114865 m/sec, 120453457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 130/364 140/2000 ResAllocation-PT-R100C002-LTLCardinality-11 19266654 m, 123898 m/sec, 124930970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 135/364 145/2000 ResAllocation-PT-R100C002-LTLCardinality-11 19929190 m, 132507 m/sec, 129432042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 140/364 149/2000 ResAllocation-PT-R100C002-LTLCardinality-11 20521083 m, 118378 m/sec, 133853365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 145/364 154/2000 ResAllocation-PT-R100C002-LTLCardinality-11 21222353 m, 140254 m/sec, 138412496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 150/364 159/2000 ResAllocation-PT-R100C002-LTLCardinality-11 21861468 m, 127823 m/sec, 142665190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 155/364 164/2000 ResAllocation-PT-R100C002-LTLCardinality-11 22500620 m, 127830 m/sec, 146960606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 160/364 168/2000 ResAllocation-PT-R100C002-LTLCardinality-11 23096753 m, 119226 m/sec, 151250201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 165/364 172/2000 ResAllocation-PT-R100C002-LTLCardinality-11 23703067 m, 121262 m/sec, 155480850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 170/364 177/2000 ResAllocation-PT-R100C002-LTLCardinality-11 24383992 m, 136185 m/sec, 159815854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 175/364 182/2000 ResAllocation-PT-R100C002-LTLCardinality-11 25024226 m, 128046 m/sec, 164055236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 180/364 187/2000 ResAllocation-PT-R100C002-LTLCardinality-11 25687955 m, 132745 m/sec, 168285687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 185/364 192/2000 ResAllocation-PT-R100C002-LTLCardinality-11 26371947 m, 136798 m/sec, 172471334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 190/364 197/2000 ResAllocation-PT-R100C002-LTLCardinality-11 27138210 m, 153252 m/sec, 177355751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 195/364 202/2000 ResAllocation-PT-R100C002-LTLCardinality-11 27783608 m, 129079 m/sec, 181934160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 200/364 206/2000 ResAllocation-PT-R100C002-LTLCardinality-11 28385171 m, 120312 m/sec, 186123784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 205/364 212/2000 ResAllocation-PT-R100C002-LTLCardinality-11 29120573 m, 147080 m/sec, 190902727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 210/364 217/2000 ResAllocation-PT-R100C002-LTLCardinality-11 29904785 m, 156842 m/sec, 195526774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 215/364 222/2000 ResAllocation-PT-R100C002-LTLCardinality-11 30534173 m, 125877 m/sec, 199655130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 220/364 226/2000 ResAllocation-PT-R100C002-LTLCardinality-11 31159843 m, 125134 m/sec, 203809960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 225/364 230/2000 ResAllocation-PT-R100C002-LTLCardinality-11 31722310 m, 112493 m/sec, 207917193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 230/364 235/2000 ResAllocation-PT-R100C002-LTLCardinality-11 32334997 m, 122537 m/sec, 212062022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 235/364 239/2000 ResAllocation-PT-R100C002-LTLCardinality-11 32940112 m, 121023 m/sec, 216265881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 240/364 243/2000 ResAllocation-PT-R100C002-LTLCardinality-11 33501544 m, 112286 m/sec, 220410207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 245/364 247/2000 ResAllocation-PT-R100C002-LTLCardinality-11 34026929 m, 105077 m/sec, 224525232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 250/364 251/2000 ResAllocation-PT-R100C002-LTLCardinality-11 34606274 m, 115869 m/sec, 228713477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 255/364 256/2000 ResAllocation-PT-R100C002-LTLCardinality-11 35199619 m, 118669 m/sec, 232874848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 260/364 260/2000 ResAllocation-PT-R100C002-LTLCardinality-11 35765156 m, 113107 m/sec, 237009318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 265/364 264/2000 ResAllocation-PT-R100C002-LTLCardinality-11 36362401 m, 119449 m/sec, 241251479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 270/364 268/2000 ResAllocation-PT-R100C002-LTLCardinality-11 36963237 m, 120167 m/sec, 245545088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 275/364 272/2000 ResAllocation-PT-R100C002-LTLCardinality-11 37523523 m, 112057 m/sec, 249828051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 280/364 276/2000 ResAllocation-PT-R100C002-LTLCardinality-11 38066859 m, 108667 m/sec, 254084025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 285/364 280/2000 ResAllocation-PT-R100C002-LTLCardinality-11 38583893 m, 103406 m/sec, 258337775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 290/364 284/2000 ResAllocation-PT-R100C002-LTLCardinality-11 39118707 m, 106962 m/sec, 262585663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 295/364 288/2000 ResAllocation-PT-R100C002-LTLCardinality-11 39689758 m, 114210 m/sec, 266861700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 300/364 292/2000 ResAllocation-PT-R100C002-LTLCardinality-11 40250828 m, 112214 m/sec, 271058168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 305/364 296/2000 ResAllocation-PT-R100C002-LTLCardinality-11 40796902 m, 109214 m/sec, 275316154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 310/364 301/2000 ResAllocation-PT-R100C002-LTLCardinality-11 41404447 m, 121509 m/sec, 279698003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 315/364 305/2000 ResAllocation-PT-R100C002-LTLCardinality-11 42050733 m, 129257 m/sec, 284108986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 320/364 309/2000 ResAllocation-PT-R100C002-LTLCardinality-11 42626214 m, 115096 m/sec, 288491561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 325/364 314/2000 ResAllocation-PT-R100C002-LTLCardinality-11 43192753 m, 113307 m/sec, 292848444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 330/364 318/2000 ResAllocation-PT-R100C002-LTLCardinality-11 43825720 m, 126593 m/sec, 297421710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 335/364 323/2000 ResAllocation-PT-R100C002-LTLCardinality-11 44516918 m, 138239 m/sec, 301732313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 340/364 328/2000 ResAllocation-PT-R100C002-LTLCardinality-11 45135866 m, 123789 m/sec, 305927501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 345/364 332/2000 ResAllocation-PT-R100C002-LTLCardinality-11 45750472 m, 122921 m/sec, 310180786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 350/364 337/2000 ResAllocation-PT-R100C002-LTLCardinality-11 46358969 m, 121699 m/sec, 314397604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 355/364 341/2000 ResAllocation-PT-R100C002-LTLCardinality-11 46947139 m, 117634 m/sec, 318570491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 360/364 345/2000 ResAllocation-PT-R100C002-LTLCardinality-11 47556021 m, 121776 m/sec, 322896210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 42 (type EXCL) for ResAllocation-PT-R100C002-LTLCardinality-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 ResAllocation-PT-R100C002-LTLCardinality-10
[[35mlola[0m][I] time limit : 364 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 ResAllocation-PT-R100C002-LTLCardinality-11
[[35mlola[0m][I] time limit : 2918 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for ResAllocation-PT-R100C002-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4952
[[35mlola[0m][I] fired transitions : 4952
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 42 (type EXCL) for ResAllocation-PT-R100C002-LTLCardinality-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-08: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 ResAllocation-PT-R100C002-LTLCardinality-09
[[35mlola[0m][I] time limit : 416 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for ResAllocation-PT-R100C002-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4952
[[35mlola[0m][I] fired transitions : 4952
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 28 ResAllocation-PT-R100C002-LTLCardinality-08
[[35mlola[0m][I] time limit : 485 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for ResAllocation-PT-R100C002-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4953
[[35mlola[0m][I] fired transitions : 4953
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 ResAllocation-PT-R100C002-LTLCardinality-07
[[35mlola[0m][I] time limit : 728 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for ResAllocation-PT-R100C002-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 ResAllocation-PT-R100C002-LTLCardinality-02
[[35mlola[0m][I] time limit : 971 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for ResAllocation-PT-R100C002-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 ResAllocation-PT-R100C002-LTLCardinality-14
[[35mlola[0m][I] time limit : 1456 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 5/1456 9/2000 ResAllocation-PT-R100C002-LTLCardinality-14 1315538 m, 263107 m/sec, 1480409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 10/1456 17/2000 ResAllocation-PT-R100C002-LTLCardinality-14 2431045 m, 223101 m/sec, 2724335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 15/1456 25/2000 ResAllocation-PT-R100C002-LTLCardinality-14 3613199 m, 236430 m/sec, 4006323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 20/1456 33/2000 ResAllocation-PT-R100C002-LTLCardinality-14 4863795 m, 250119 m/sec, 5410817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 25/1456 40/2000 ResAllocation-PT-R100C002-LTLCardinality-14 5905403 m, 208321 m/sec, 6525128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 30/1456 49/2000 ResAllocation-PT-R100C002-LTLCardinality-14 7232410 m, 265401 m/sec, 8018111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 35/1456 57/2000 ResAllocation-PT-R100C002-LTLCardinality-14 8413185 m, 236155 m/sec, 9340447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 40/1456 64/2000 ResAllocation-PT-R100C002-LTLCardinality-14 9554315 m, 228226 m/sec, 10570838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 45/1456 73/2000 ResAllocation-PT-R100C002-LTLCardinality-14 10883445 m, 265826 m/sec, 12065039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 50/1456 82/2000 ResAllocation-PT-R100C002-LTLCardinality-14 12090714 m, 241453 m/sec, 13417184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 55/1456 89/2000 ResAllocation-PT-R100C002-LTLCardinality-14 13229933 m, 227843 m/sec, 14645328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 60/1456 98/2000 ResAllocation-PT-R100C002-LTLCardinality-14 14566153 m, 267244 m/sec, 16148229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 65/1456 107/2000 ResAllocation-PT-R100C002-LTLCardinality-14 15863849 m, 259539 m/sec, 17605128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 70/1456 115/2000 ResAllocation-PT-R100C002-LTLCardinality-14 17078189 m, 242868 m/sec, 18960257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 75/1456 123/2000 ResAllocation-PT-R100C002-LTLCardinality-14 18298123 m, 243986 m/sec, 20284670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 80/1456 132/2000 ResAllocation-PT-R100C002-LTLCardinality-14 19662410 m, 272857 m/sec, 21817977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 85/1456 141/2000 ResAllocation-PT-R100C002-LTLCardinality-14 21010783 m, 269674 m/sec, 23332703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 90/1456 150/2000 ResAllocation-PT-R100C002-LTLCardinality-14 22338763 m, 265596 m/sec, 24823795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 95/1456 159/2000 ResAllocation-PT-R100C002-LTLCardinality-14 23654525 m, 263152 m/sec, 26299948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 100/1456 168/2000 ResAllocation-PT-R100C002-LTLCardinality-14 24980983 m, 265291 m/sec, 27786817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 105/1456 176/2000 ResAllocation-PT-R100C002-LTLCardinality-14 26094113 m, 222626 m/sec, 29024122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 110/1456 184/2000 ResAllocation-PT-R100C002-LTLCardinality-14 27299413 m, 241060 m/sec, 30356334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 115/1456 193/2000 ResAllocation-PT-R100C002-LTLCardinality-14 28690111 m, 278139 m/sec, 31918269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 120/1456 203/2000 ResAllocation-PT-R100C002-LTLCardinality-14 30078366 m, 277651 m/sec, 33478404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 125/1456 213/2000 ResAllocation-PT-R100C002-LTLCardinality-14 31548642 m, 294055 m/sec, 35163677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 130/1456 223/2000 ResAllocation-PT-R100C002-LTLCardinality-14 33028585 m, 295988 m/sec, 36838652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 135/1456 233/2000 ResAllocation-PT-R100C002-LTLCardinality-14 34528872 m, 300057 m/sec, 38528626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 140/1456 243/2000 ResAllocation-PT-R100C002-LTLCardinality-14 36003796 m, 294984 m/sec, 40185903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 145/1456 253/2000 ResAllocation-PT-R100C002-LTLCardinality-14 37521267 m, 303494 m/sec, 41927522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 150/1456 264/2000 ResAllocation-PT-R100C002-LTLCardinality-14 39102353 m, 316217 m/sec, 43717699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 155/1456 275/2000 ResAllocation-PT-R100C002-LTLCardinality-14 40662101 m, 311949 m/sec, 45506379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 160/1456 286/2000 ResAllocation-PT-R100C002-LTLCardinality-14 42297265 m, 327032 m/sec, 47357547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 165/1456 298/2000 ResAllocation-PT-R100C002-LTLCardinality-14 43977923 m, 336131 m/sec, 49295653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 170/1456 310/2000 ResAllocation-PT-R100C002-LTLCardinality-14 45690967 m, 342608 m/sec, 51269878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 175/1456 322/2000 ResAllocation-PT-R100C002-LTLCardinality-14 47438397 m, 349486 m/sec, 53283167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 180/1456 335/2000 ResAllocation-PT-R100C002-LTLCardinality-14 49256903 m, 363701 m/sec, 55417260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 185/1456 347/2000 ResAllocation-PT-R100C002-LTLCardinality-14 51098057 m, 368230 m/sec, 57572669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 190/1456 361/2000 ResAllocation-PT-R100C002-LTLCardinality-14 52987173 m, 377823 m/sec, 59799726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 195/1456 374/2000 ResAllocation-PT-R100C002-LTLCardinality-14 54930149 m, 388595 m/sec, 62116414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for ResAllocation-PT-R100C002-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 56813674
[[35mlola[0m][I] fired transitions : 64295415
[[35mlola[0m][I] time used : 199
[[35mlola[0m][I] memory pages used : 387
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 ResAllocation-PT-R100C002-LTLCardinality-04
[[35mlola[0m][I] time limit : 2714 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 1/2714 2/2000 ResAllocation-PT-R100C002-LTLCardinality-04 166473 m, 33294 m/sec, 212400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 6/2714 13/2000 ResAllocation-PT-R100C002-LTLCardinality-04 1845223 m, 335750 m/sec, 2162184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 11/2714 24/2000 ResAllocation-PT-R100C002-LTLCardinality-04 3408816 m, 312718 m/sec, 3983483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 16/2714 35/2000 ResAllocation-PT-R100C002-LTLCardinality-04 4966200 m, 311476 m/sec, 5804718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 21/2714 45/2000 ResAllocation-PT-R100C002-LTLCardinality-04 6483130 m, 303386 m/sec, 7590306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 26/2714 56/2000 ResAllocation-PT-R100C002-LTLCardinality-04 8017001 m, 306774 m/sec, 9380177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 31/2714 67/2000 ResAllocation-PT-R100C002-LTLCardinality-04 9626207 m, 321841 m/sec, 11247266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 36/2714 78/2000 ResAllocation-PT-R100C002-LTLCardinality-04 11220972 m, 318953 m/sec, 13087777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 41/2714 89/2000 ResAllocation-PT-R100C002-LTLCardinality-04 12798664 m, 315538 m/sec, 14902729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 46/2714 99/2000 ResAllocation-PT-R100C002-LTLCardinality-04 14369878 m, 314242 m/sec, 16705401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 51/2714 110/2000 ResAllocation-PT-R100C002-LTLCardinality-04 15927184 m, 311461 m/sec, 18487744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 56/2714 121/2000 ResAllocation-PT-R100C002-LTLCardinality-04 17479219 m, 310407 m/sec, 20259528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 61/2714 131/2000 ResAllocation-PT-R100C002-LTLCardinality-04 19015571 m, 307270 m/sec, 22008037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 66/2714 142/2000 ResAllocation-PT-R100C002-LTLCardinality-04 20524289 m, 301743 m/sec, 23715988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 71/2714 152/2000 ResAllocation-PT-R100C002-LTLCardinality-04 22031613 m, 301464 m/sec, 25422885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 76/2714 162/2000 ResAllocation-PT-R100C002-LTLCardinality-04 23549841 m, 303645 m/sec, 27138785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 81/2714 173/2000 ResAllocation-PT-R100C002-LTLCardinality-04 25035556 m, 297143 m/sec, 28820264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 86/2714 183/2000 ResAllocation-PT-R100C002-LTLCardinality-04 26497748 m, 292438 m/sec, 30478499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 91/2714 192/2000 ResAllocation-PT-R100C002-LTLCardinality-04 27914074 m, 283265 m/sec, 32077659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 96/2714 202/2000 ResAllocation-PT-R100C002-LTLCardinality-04 29313001 m, 279785 m/sec, 33644550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 101/2714 212/2000 ResAllocation-PT-R100C002-LTLCardinality-04 30749906 m, 287381 m/sec, 35251327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 106/2714 221/2000 ResAllocation-PT-R100C002-LTLCardinality-04 32097613 m, 269541 m/sec, 36772595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 111/2714 229/2000 ResAllocation-PT-R100C002-LTLCardinality-04 33373245 m, 255126 m/sec, 38202752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 116/2714 238/2000 ResAllocation-PT-R100C002-LTLCardinality-04 34790429 m, 283436 m/sec, 39777953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 121/2714 247/2000 ResAllocation-PT-R100C002-LTLCardinality-04 36108796 m, 263673 m/sec, 41257824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 126/2714 255/2000 ResAllocation-PT-R100C002-LTLCardinality-04 37315182 m, 241277 m/sec, 42609657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 131/2714 264/2000 ResAllocation-PT-R100C002-LTLCardinality-04 38717535 m, 280470 m/sec, 44160151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 136/2714 272/2000 ResAllocation-PT-R100C002-LTLCardinality-04 39997306 m, 255954 m/sec, 45596054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 141/2714 280/2000 ResAllocation-PT-R100C002-LTLCardinality-04 41219536 m, 244446 m/sec, 46956835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 146/2714 289/2000 ResAllocation-PT-R100C002-LTLCardinality-04 42571227 m, 270338 m/sec, 48447029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 151/2714 297/2000 ResAllocation-PT-R100C002-LTLCardinality-04 43769272 m, 239609 m/sec, 49792713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 156/2714 305/2000 ResAllocation-PT-R100C002-LTLCardinality-04 45108849 m, 267915 m/sec, 51264950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 161/2714 313/2000 ResAllocation-PT-R100C002-LTLCardinality-04 46343607 m, 246951 m/sec, 52642711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R100C002-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R100C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R100C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 166/2714 321/2000 ResAllocation-PT-R100C002-LTLCardinality-04 47541182 m, 239515 m/sec, 53968793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R100C002"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R100C002, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341400883"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R100C002.tgz
mv ResAllocation-PT-R100C002 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;