About the Execution of LoLA for ResAllocation-PT-R050C002
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 859152.00 | 0.00 | 0.00 | FF?F???????????F | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341400876.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ResAllocation-PT-R050C002, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341400876
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 644K
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 54K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K May 19 07:14 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 19 16:23 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 19 07:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 18:56 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 11 23:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 141K Apr 11 23:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Apr 11 23:24 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 60K Apr 11 23:24 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 212K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R050C002-LTLFireability-00
FORMULA_NAME ResAllocation-PT-R050C002-LTLFireability-01
FORMULA_NAME ResAllocation-PT-R050C002-LTLFireability-02
FORMULA_NAME ResAllocation-PT-R050C002-LTLFireability-03
FORMULA_NAME ResAllocation-PT-R050C002-LTLFireability-04
FORMULA_NAME ResAllocation-PT-R050C002-LTLFireability-05
FORMULA_NAME ResAllocation-PT-R050C002-LTLFireability-06
FORMULA_NAME ResAllocation-PT-R050C002-LTLFireability-07
FORMULA_NAME ResAllocation-PT-R050C002-LTLFireability-08
FORMULA_NAME ResAllocation-PT-R050C002-LTLFireability-09
FORMULA_NAME ResAllocation-PT-R050C002-LTLFireability-10
FORMULA_NAME ResAllocation-PT-R050C002-LTLFireability-11
FORMULA_NAME ResAllocation-PT-R050C002-LTLFireability-12
FORMULA_NAME ResAllocation-PT-R050C002-LTLFireability-13
FORMULA_NAME ResAllocation-PT-R050C002-LTLFireability-14
FORMULA_NAME ResAllocation-PT-R050C002-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717359066237
FORMULA ResAllocation-PT-R050C002-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R050C002-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R050C002-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R050C002-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717359925389
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 6 (type CNST) for 3 ResAllocation-PT-R050C002-LTLFireability-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 6 (type CNST) for ResAllocation-PT-R050C002-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 66 (type CNST) for 65 ResAllocation-PT-R050C002-LTLFireability-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ResAllocation-PT-R050C002-LTLFireability-00
[[35mlola[0m][I] time limit : 150 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type CNST) for ResAllocation-PT-R050C002-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ResAllocation-PT-R050C002-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 138
[[35mlola[0m][I] fired transitions : 138
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-06-02 20:11:06] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 ResAllocation-PT-R050C002-LTLFireability-02
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 13 ResAllocation-PT-R050C002-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 13 ResAllocation-PT-R050C002-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for ResAllocation-PT-R050C002-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for ResAllocation-PT-R050C002-LTLFireability-03 (obsolete)
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 52 ResAllocation-PT-R050C002-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for ResAllocation-PT-R050C002-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for ResAllocation-PT-R050C002-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 5/240 9/2000 ResAllocation-PT-R050C002-LTLFireability-02 1251698 m, 250339 m/sec, 6262561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 10/240 16/2000 ResAllocation-PT-R050C002-LTLFireability-02 2383633 m, 226387 m/sec, 12412381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 15/240 26/2000 ResAllocation-PT-R050C002-LTLFireability-02 3870111 m, 297295 m/sec, 17380243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 20/240 32/2000 ResAllocation-PT-R050C002-LTLFireability-02 4916107 m, 209199 m/sec, 23357570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 25/240 38/2000 ResAllocation-PT-R050C002-LTLFireability-02 5819230 m, 180624 m/sec, 29159952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 30/240 44/2000 ResAllocation-PT-R050C002-LTLFireability-02 6695085 m, 175171 m/sec, 34837377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 35/240 50/2000 ResAllocation-PT-R050C002-LTLFireability-02 7709971 m, 202977 m/sec, 40694076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 40/240 56/2000 ResAllocation-PT-R050C002-LTLFireability-02 8645336 m, 187073 m/sec, 46408627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 45/240 62/2000 ResAllocation-PT-R050C002-LTLFireability-02 9534435 m, 177819 m/sec, 51958283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 50/240 68/2000 ResAllocation-PT-R050C002-LTLFireability-02 10564527 m, 206018 m/sec, 57802378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 55/240 74/2000 ResAllocation-PT-R050C002-LTLFireability-02 11482783 m, 183651 m/sec, 63482010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 60/240 80/2000 ResAllocation-PT-R050C002-LTLFireability-02 12407048 m, 184853 m/sec, 69082710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 65/240 87/2000 ResAllocation-PT-R050C002-LTLFireability-02 13418955 m, 202381 m/sec, 74968859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 70/240 93/2000 ResAllocation-PT-R050C002-LTLFireability-02 14328504 m, 181909 m/sec, 80631970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 75/240 99/2000 ResAllocation-PT-R050C002-LTLFireability-02 15312372 m, 196773 m/sec, 86360235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 80/240 105/2000 ResAllocation-PT-R050C002-LTLFireability-02 16295971 m, 196719 m/sec, 92240154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 85/240 111/2000 ResAllocation-PT-R050C002-LTLFireability-02 17205545 m, 181914 m/sec, 97940127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 90/240 118/2000 ResAllocation-PT-R050C002-LTLFireability-02 18222309 m, 203352 m/sec, 103773905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 95/240 124/2000 ResAllocation-PT-R050C002-LTLFireability-02 19169991 m, 189536 m/sec, 109573451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 100/240 129/2000 ResAllocation-PT-R050C002-LTLFireability-02 20071323 m, 180266 m/sec, 115204995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 105/240 136/2000 ResAllocation-PT-R050C002-LTLFireability-02 21125834 m, 210902 m/sec, 121138326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 110/240 142/2000 ResAllocation-PT-R050C002-LTLFireability-02 22055181 m, 185869 m/sec, 126905337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 115/240 148/2000 ResAllocation-PT-R050C002-LTLFireability-02 23008044 m, 190572 m/sec, 132607161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 120/240 155/2000 ResAllocation-PT-R050C002-LTLFireability-02 24014935 m, 201378 m/sec, 138558193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 125/240 161/2000 ResAllocation-PT-R050C002-LTLFireability-02 24935111 m, 184035 m/sec, 144304524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 130/240 167/2000 ResAllocation-PT-R050C002-LTLFireability-02 25960311 m, 205040 m/sec, 150176385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 135/240 173/2000 ResAllocation-PT-R050C002-LTLFireability-02 26927582 m, 193454 m/sec, 156045800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 140/240 179/2000 ResAllocation-PT-R050C002-LTLFireability-02 27827159 m, 179915 m/sec, 161720379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 145/240 186/2000 ResAllocation-PT-R050C002-LTLFireability-02 28841450 m, 202858 m/sec, 167474288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 150/240 191/2000 ResAllocation-PT-R050C002-LTLFireability-02 29746756 m, 181061 m/sec, 173057123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 155/240 197/2000 ResAllocation-PT-R050C002-LTLFireability-02 30639604 m, 178569 m/sec, 178606226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 160/240 204/2000 ResAllocation-PT-R050C002-LTLFireability-02 31725741 m, 217227 m/sec, 184787345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 165/240 210/2000 ResAllocation-PT-R050C002-LTLFireability-02 32679254 m, 190702 m/sec, 190736372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 170/240 218/2000 ResAllocation-PT-R050C002-LTLFireability-02 33910726 m, 246294 m/sec, 196295513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 175/240 228/2000 ResAllocation-PT-R050C002-LTLFireability-02 35322259 m, 282306 m/sec, 200802158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 180/240 236/2000 ResAllocation-PT-R050C002-LTLFireability-02 36550100 m, 245568 m/sec, 204979998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 185/240 244/2000 ResAllocation-PT-R050C002-LTLFireability-02 37775403 m, 245060 m/sec, 209143412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 190/240 253/2000 ResAllocation-PT-R050C002-LTLFireability-02 39011711 m, 247261 m/sec, 213330126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 195/240 261/2000 ResAllocation-PT-R050C002-LTLFireability-02 40206591 m, 238976 m/sec, 217402558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 200/240 269/2000 ResAllocation-PT-R050C002-LTLFireability-02 41396390 m, 237959 m/sec, 221456179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 205/240 276/2000 ResAllocation-PT-R050C002-LTLFireability-02 42578847 m, 236491 m/sec, 225503243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 210/240 284/2000 ResAllocation-PT-R050C002-LTLFireability-02 43744426 m, 233115 m/sec, 229523394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 215/240 292/2000 ResAllocation-PT-R050C002-LTLFireability-02 44946908 m, 240496 m/sec, 233604593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 220/240 300/2000 ResAllocation-PT-R050C002-LTLFireability-02 46041963 m, 219011 m/sec, 237283974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 225/240 307/2000 ResAllocation-PT-R050C002-LTLFireability-02 47156647 m, 222936 m/sec, 241048205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 230/240 314/2000 ResAllocation-PT-R050C002-LTLFireability-02 48192417 m, 207154 m/sec, 245785921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 235/240 320/2000 ResAllocation-PT-R050C002-LTLFireability-02 49074360 m, 176388 m/sec, 251427349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 240/240 325/2000 ResAllocation-PT-R050C002-LTLFireability-02 49912618 m, 167651 m/sec, 256952467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 11 (type EXCL) for ResAllocation-PT-R050C002-LTLFireability-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 58 ResAllocation-PT-R050C002-LTLFireability-14
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 ResAllocation-PT-R050C002-LTLFireability-02
[[35mlola[0m][I] time limit : 3355 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for ResAllocation-PT-R050C002-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 106
[[35mlola[0m][I] fired transitions : 106
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 11 (type EXCL) for ResAllocation-PT-R050C002-LTLFireability-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 45 ResAllocation-PT-R050C002-LTLFireability-11
[[35mlola[0m][I] time limit : 279 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for ResAllocation-PT-R050C002-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 106
[[35mlola[0m][I] fired transitions : 106
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 ResAllocation-PT-R050C002-LTLFireability-07
[[35mlola[0m][I] time limit : 335 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for ResAllocation-PT-R050C002-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 106
[[35mlola[0m][I] fired transitions : 106
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 23 ResAllocation-PT-R050C002-LTLFireability-05
[[35mlola[0m][I] time limit : 372 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for ResAllocation-PT-R050C002-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 106
[[35mlola[0m][I] fired transitions : 106
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 ResAllocation-PT-R050C002-LTLFireability-04
[[35mlola[0m][I] time limit : 478 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 5/478 10/2000 ResAllocation-PT-R050C002-LTLFireability-04 1441337 m, 288267 m/sec, 7904487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 10/478 18/2000 ResAllocation-PT-R050C002-LTLFireability-04 2669369 m, 245606 m/sec, 15317363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 15/478 26/2000 ResAllocation-PT-R050C002-LTLFireability-04 3827080 m, 231542 m/sec, 22441994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 20/478 32/2000 ResAllocation-PT-R050C002-LTLFireability-04 4865970 m, 207778 m/sec, 29218704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 25/478 40/2000 ResAllocation-PT-R050C002-LTLFireability-04 5982799 m, 223365 m/sec, 36057685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 30/478 47/2000 ResAllocation-PT-R050C002-LTLFireability-04 7087232 m, 220886 m/sec, 42795742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 35/478 53/2000 ResAllocation-PT-R050C002-LTLFireability-04 8005618 m, 183677 m/sec, 48945117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 40/478 59/2000 ResAllocation-PT-R050C002-LTLFireability-04 8903581 m, 179592 m/sec, 55258695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 45/478 65/2000 ResAllocation-PT-R050C002-LTLFireability-04 9819540 m, 183191 m/sec, 61522727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 50/478 71/2000 ResAllocation-PT-R050C002-LTLFireability-04 10748978 m, 185887 m/sec, 67535432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 55/478 77/2000 ResAllocation-PT-R050C002-LTLFireability-04 11680674 m, 186339 m/sec, 73486457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 60/478 84/2000 ResAllocation-PT-R050C002-LTLFireability-04 12741868 m, 212238 m/sec, 79938781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 65/478 90/2000 ResAllocation-PT-R050C002-LTLFireability-04 13686366 m, 188899 m/sec, 86262817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 70/478 96/2000 ResAllocation-PT-R050C002-LTLFireability-04 14709152 m, 204557 m/sec, 92497408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 75/478 102/2000 ResAllocation-PT-R050C002-LTLFireability-04 15568353 m, 171840 m/sec, 98262491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 80/478 107/2000 ResAllocation-PT-R050C002-LTLFireability-04 16377102 m, 161749 m/sec, 103978857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 85/478 112/2000 ResAllocation-PT-R050C002-LTLFireability-04 17191916 m, 162962 m/sec, 109647425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 90/478 118/2000 ResAllocation-PT-R050C002-LTLFireability-04 18008755 m, 163367 m/sec, 115494164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 95/478 122/2000 ResAllocation-PT-R050C002-LTLFireability-04 18738669 m, 145982 m/sec, 121087483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 100/478 127/2000 ResAllocation-PT-R050C002-LTLFireability-04 19506303 m, 153526 m/sec, 126584383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 105/478 132/2000 ResAllocation-PT-R050C002-LTLFireability-04 20273271 m, 153393 m/sec, 132102774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 110/478 138/2000 ResAllocation-PT-R050C002-LTLFireability-04 21123443 m, 170034 m/sec, 137807878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 115/478 143/2000 ResAllocation-PT-R050C002-LTLFireability-04 21942856 m, 163882 m/sec, 143175013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 120/478 148/2000 ResAllocation-PT-R050C002-LTLFireability-04 22714091 m, 154247 m/sec, 148538312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 125/478 153/2000 ResAllocation-PT-R050C002-LTLFireability-04 23486178 m, 154417 m/sec, 153891746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 130/478 159/2000 ResAllocation-PT-R050C002-LTLFireability-04 24308134 m, 164391 m/sec, 159329321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 135/478 164/2000 ResAllocation-PT-R050C002-LTLFireability-04 25105250 m, 159423 m/sec, 164595975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 140/478 169/2000 ResAllocation-PT-R050C002-LTLFireability-04 25927648 m, 164479 m/sec, 169856979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 145/478 175/2000 ResAllocation-PT-R050C002-LTLFireability-04 26910493 m, 196569 m/sec, 175811359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 150/478 181/2000 ResAllocation-PT-R050C002-LTLFireability-04 27742244 m, 166350 m/sec, 181680131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 155/478 186/2000 ResAllocation-PT-R050C002-LTLFireability-04 28571539 m, 165859 m/sec, 187242323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 160/478 192/2000 ResAllocation-PT-R050C002-LTLFireability-04 29520409 m, 189774 m/sec, 193367247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 165/478 198/2000 ResAllocation-PT-R050C002-LTLFireability-04 30427287 m, 181375 m/sec, 198901611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 170/478 203/2000 ResAllocation-PT-R050C002-LTLFireability-04 31210884 m, 156719 m/sec, 204172473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 175/478 208/2000 ResAllocation-PT-R050C002-LTLFireability-04 31936775 m, 145178 m/sec, 209402481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 180/478 213/2000 ResAllocation-PT-R050C002-LTLFireability-04 32692128 m, 151070 m/sec, 214644977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 185/478 218/2000 ResAllocation-PT-R050C002-LTLFireability-04 33448395 m, 151253 m/sec, 220011688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 190/478 222/2000 ResAllocation-PT-R050C002-LTLFireability-04 34107829 m, 131886 m/sec, 225160668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 195/478 227/2000 ResAllocation-PT-R050C002-LTLFireability-04 34847220 m, 147878 m/sec, 230475584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 200/478 232/2000 ResAllocation-PT-R050C002-LTLFireability-04 35602498 m, 151055 m/sec, 235729642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 205/478 236/2000 ResAllocation-PT-R050C002-LTLFireability-04 36317493 m, 142999 m/sec, 240974028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 210/478 241/2000 ResAllocation-PT-R050C002-LTLFireability-04 37082932 m, 153087 m/sec, 246425957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 215/478 246/2000 ResAllocation-PT-R050C002-LTLFireability-04 37750558 m, 133525 m/sec, 251635495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 220/478 250/2000 ResAllocation-PT-R050C002-LTLFireability-04 38399263 m, 129741 m/sec, 256918759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 225/478 254/2000 ResAllocation-PT-R050C002-LTLFireability-04 39077273 m, 135602 m/sec, 262237677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 230/478 259/2000 ResAllocation-PT-R050C002-LTLFireability-04 39788963 m, 142338 m/sec, 267587948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 235/478 263/2000 ResAllocation-PT-R050C002-LTLFireability-04 40467001 m, 135607 m/sec, 272776625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 240/478 268/2000 ResAllocation-PT-R050C002-LTLFireability-04 41184383 m, 143476 m/sec, 278052443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 245/478 273/2000 ResAllocation-PT-R050C002-LTLFireability-04 41922279 m, 147579 m/sec, 283268217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 250/478 277/2000 ResAllocation-PT-R050C002-LTLFireability-04 42638035 m, 143151 m/sec, 288606017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 255/478 282/2000 ResAllocation-PT-R050C002-LTLFireability-04 43337930 m, 139979 m/sec, 293911276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 260/478 287/2000 ResAllocation-PT-R050C002-LTLFireability-04 44154630 m, 163340 m/sec, 299415150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 265/478 292/2000 ResAllocation-PT-R050C002-LTLFireability-04 44928752 m, 154824 m/sec, 304518194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 270/478 297/2000 ResAllocation-PT-R050C002-LTLFireability-04 45665320 m, 147313 m/sec, 309590463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 275/478 302/2000 ResAllocation-PT-R050C002-LTLFireability-04 46398424 m, 146620 m/sec, 314664885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 280/478 307/2000 ResAllocation-PT-R050C002-LTLFireability-04 47134334 m, 147182 m/sec, 319797483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 285/478 311/2000 ResAllocation-PT-R050C002-LTLFireability-04 47815961 m, 136325 m/sec, 324905522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 290/478 315/2000 ResAllocation-PT-R050C002-LTLFireability-04 48495021 m, 135812 m/sec, 330027838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 295/478 320/2000 ResAllocation-PT-R050C002-LTLFireability-04 49205482 m, 142092 m/sec, 335129996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 300/478 325/2000 ResAllocation-PT-R050C002-LTLFireability-04 49915684 m, 142040 m/sec, 340211112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 305/478 330/2000 ResAllocation-PT-R050C002-LTLFireability-04 50677124 m, 152288 m/sec, 345470118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 310/478 335/2000 ResAllocation-PT-R050C002-LTLFireability-04 51449261 m, 154427 m/sec, 350490768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 315/478 339/2000 ResAllocation-PT-R050C002-LTLFireability-04 52200652 m, 150278 m/sec, 355525438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 320/478 344/2000 ResAllocation-PT-R050C002-LTLFireability-04 52902688 m, 140407 m/sec, 360549759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 325/478 349/2000 ResAllocation-PT-R050C002-LTLFireability-04 53620746 m, 143611 m/sec, 365547741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 330/478 354/2000 ResAllocation-PT-R050C002-LTLFireability-04 54426749 m, 161200 m/sec, 370603839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 335/478 359/2000 ResAllocation-PT-R050C002-LTLFireability-04 55174985 m, 149647 m/sec, 375553996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 340/478 364/2000 ResAllocation-PT-R050C002-LTLFireability-04 55972635 m, 159530 m/sec, 380482158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 345/478 370/2000 ResAllocation-PT-R050C002-LTLFireability-04 56932758 m, 192024 m/sec, 386534923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 350/478 375/2000 ResAllocation-PT-R050C002-LTLFireability-04 57759614 m, 165371 m/sec, 392305762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 355/478 380/2000 ResAllocation-PT-R050C002-LTLFireability-04 58475018 m, 143080 m/sec, 397646531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 360/478 385/2000 ResAllocation-PT-R050C002-LTLFireability-04 59176364 m, 140269 m/sec, 402718725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 365/478 391/2000 ResAllocation-PT-R050C002-LTLFireability-04 60078926 m, 180512 m/sec, 408566750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 370/478 396/2000 ResAllocation-PT-R050C002-LTLFireability-04 60920952 m, 168405 m/sec, 414120547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 375/478 402/2000 ResAllocation-PT-R050C002-LTLFireability-04 61832516 m, 182312 m/sec, 419657030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 380/478 407/2000 ResAllocation-PT-R050C002-LTLFireability-04 62573035 m, 148103 m/sec, 424550193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 385/478 411/2000 ResAllocation-PT-R050C002-LTLFireability-04 63275603 m, 140513 m/sec, 429446771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 390/478 416/2000 ResAllocation-PT-R050C002-LTLFireability-04 63984183 m, 141716 m/sec, 434343913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 395/478 420/2000 ResAllocation-PT-R050C002-LTLFireability-04 64692038 m, 141571 m/sec, 439280415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 400/478 425/2000 ResAllocation-PT-R050C002-LTLFireability-04 65349372 m, 131466 m/sec, 444188856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 405/478 429/2000 ResAllocation-PT-R050C002-LTLFireability-04 65988706 m, 127866 m/sec, 449066502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 410/478 433/2000 ResAllocation-PT-R050C002-LTLFireability-04 66668385 m, 135935 m/sec, 453943240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 415/478 438/2000 ResAllocation-PT-R050C002-LTLFireability-04 67365300 m, 139383 m/sec, 458824474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 420/478 442/2000 ResAllocation-PT-R050C002-LTLFireability-04 68034048 m, 133749 m/sec, 463727307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 425/478 447/2000 ResAllocation-PT-R050C002-LTLFireability-04 68759486 m, 145087 m/sec, 468871627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 430/478 451/2000 ResAllocation-PT-R050C002-LTLFireability-04 69396094 m, 127321 m/sec, 473816223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 435/478 455/2000 ResAllocation-PT-R050C002-LTLFireability-04 70026481 m, 126077 m/sec, 478853179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 440/478 459/2000 ResAllocation-PT-R050C002-LTLFireability-04 70655751 m, 125854 m/sec, 483804398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 445/478 463/2000 ResAllocation-PT-R050C002-LTLFireability-04 71278613 m, 124572 m/sec, 488739537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 450/478 468/2000 ResAllocation-PT-R050C002-LTLFireability-04 71952187 m, 134714 m/sec, 493670836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 455/478 472/2000 ResAllocation-PT-R050C002-LTLFireability-04 72572245 m, 124011 m/sec, 498507497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 460/478 476/2000 ResAllocation-PT-R050C002-LTLFireability-04 73252272 m, 136005 m/sec, 503419883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 465/478 481/2000 ResAllocation-PT-R050C002-LTLFireability-04 73975910 m, 144727 m/sec, 508396711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 470/478 485/2000 ResAllocation-PT-R050C002-LTLFireability-04 74592619 m, 123341 m/sec, 513251547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 475/478 489/2000 ResAllocation-PT-R050C002-LTLFireability-04 75255035 m, 132483 m/sec, 518191663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 21 (type EXCL) for ResAllocation-PT-R050C002-LTLFireability-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 73 (type EXCL) for 52 ResAllocation-PT-R050C002-LTLFireability-12
[[35mlola[0m][I] time limit : 478 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 ResAllocation-PT-R050C002-LTLFireability-04
[[35mlola[0m][I] time limit : 2870 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type EXCL) for ResAllocation-PT-R050C002-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 21 (type EXCL) for ResAllocation-PT-R050C002-LTLFireability-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 ResAllocation-PT-R050C002-LTLFireability-13
[[35mlola[0m][I] time limit : 573 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 5/573 9/2000 ResAllocation-PT-R050C002-LTLFireability-13 1296774 m, 259354 m/sec, 5597134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 10/573 17/2000 ResAllocation-PT-R050C002-LTLFireability-13 2467543 m, 234153 m/sec, 11112794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 15/573 24/2000 ResAllocation-PT-R050C002-LTLFireability-13 3591509 m, 224793 m/sec, 16555603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 20/573 31/2000 ResAllocation-PT-R050C002-LTLFireability-13 4705886 m, 222875 m/sec, 21922800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 25/573 39/2000 ResAllocation-PT-R050C002-LTLFireability-13 5815634 m, 221949 m/sec, 27130700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 30/573 45/2000 ResAllocation-PT-R050C002-LTLFireability-13 6870453 m, 210963 m/sec, 32242726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 35/573 53/2000 ResAllocation-PT-R050C002-LTLFireability-13 7976640 m, 221237 m/sec, 37785915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 40/573 59/2000 ResAllocation-PT-R050C002-LTLFireability-13 8978490 m, 200370 m/sec, 43142869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 45/573 66/2000 ResAllocation-PT-R050C002-LTLFireability-13 9943274 m, 192956 m/sec, 48267933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 50/573 72/2000 ResAllocation-PT-R050C002-LTLFireability-13 10996494 m, 210644 m/sec, 53528750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 55/573 79/2000 ResAllocation-PT-R050C002-LTLFireability-13 12009210 m, 202543 m/sec, 58899228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 60/573 86/2000 ResAllocation-PT-R050C002-LTLFireability-13 12986056 m, 195369 m/sec, 63964602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 65/573 92/2000 ResAllocation-PT-R050C002-LTLFireability-13 14021253 m, 207039 m/sec, 69238795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 70/573 99/2000 ResAllocation-PT-R050C002-LTLFireability-13 15029008 m, 201551 m/sec, 74327448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 75/573 105/2000 ResAllocation-PT-R050C002-LTLFireability-13 16025140 m, 199226 m/sec, 79363896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 80/573 112/2000 ResAllocation-PT-R050C002-LTLFireability-13 17041138 m, 203199 m/sec, 84393767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 85/573 119/2000 ResAllocation-PT-R050C002-LTLFireability-13 18095935 m, 210959 m/sec, 89396549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 90/573 125/2000 ResAllocation-PT-R050C002-LTLFireability-13 19083999 m, 197612 m/sec, 94376421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 95/573 131/2000 ResAllocation-PT-R050C002-LTLFireability-13 19966499 m, 176500 m/sec, 99182258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 100/573 137/2000 ResAllocation-PT-R050C002-LTLFireability-13 20841859 m, 175072 m/sec, 103988838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 105/573 143/2000 ResAllocation-PT-R050C002-LTLFireability-13 21737783 m, 179184 m/sec, 108806905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 110/573 149/2000 ResAllocation-PT-R050C002-LTLFireability-13 22677401 m, 187923 m/sec, 113674444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 115/573 155/2000 ResAllocation-PT-R050C002-LTLFireability-13 23653224 m, 195164 m/sec, 118515626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLFireability-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 120/573 163/2000 ResAllocation-PT-R050C002-LTLFireability-13 24750225 m, 219400 m/sec, 123700259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 402 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R050C002"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R050C002, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341400876"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R050C002.tgz
mv ResAllocation-PT-R050C002 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;