MCC'2024- Execution of r313-tall-171662341400875

About the Execution of LoLA for ResAllocation-PT-R050C002

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16204.876	814400.00	816654.00	2255.60	??F???F??F??T???	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341400875.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ResAllocation-PT-R050C002, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341400875
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 644K
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 54K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K May 19 07:14 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 19 16:23 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 19 07:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 18:56 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 11 23:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 141K Apr 11 23:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Apr 11 23:24 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 60K Apr 11 23:24 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 212K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R050C002-LTLCardinality-00
FORMULA_NAME ResAllocation-PT-R050C002-LTLCardinality-01
FORMULA_NAME ResAllocation-PT-R050C002-LTLCardinality-02
FORMULA_NAME ResAllocation-PT-R050C002-LTLCardinality-03
FORMULA_NAME ResAllocation-PT-R050C002-LTLCardinality-04
FORMULA_NAME ResAllocation-PT-R050C002-LTLCardinality-05
FORMULA_NAME ResAllocation-PT-R050C002-LTLCardinality-06
FORMULA_NAME ResAllocation-PT-R050C002-LTLCardinality-07
FORMULA_NAME ResAllocation-PT-R050C002-LTLCardinality-08
FORMULA_NAME ResAllocation-PT-R050C002-LTLCardinality-09
FORMULA_NAME ResAllocation-PT-R050C002-LTLCardinality-10
FORMULA_NAME ResAllocation-PT-R050C002-LTLCardinality-11
FORMULA_NAME ResAllocation-PT-R050C002-LTLCardinality-12
FORMULA_NAME ResAllocation-PT-R050C002-LTLCardinality-13
FORMULA_NAME ResAllocation-PT-R050C002-LTLCardinality-14
FORMULA_NAME ResAllocation-PT-R050C002-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717359055093

FORMULA ResAllocation-PT-R050C002-LTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R050C002-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R050C002-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R050C002-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717359869493

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 45 (type CNST) for 44 ResAllocation-PT-R050C002-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 45 (type CNST) for ResAllocation-PT-R050C002-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 ResAllocation-PT-R050C002-LTLCardinality-09
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for ResAllocation-PT-R050C002-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 106
[[35mlola[0m][I] fired transitions : 106
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 47 ResAllocation-PT-R050C002-LTLCardinality-13
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 9 (type CNST) for 6 ResAllocation-PT-R050C002-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 13 ResAllocation-PT-R050C002-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 57 ResAllocation-PT-R050C002-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 27 (type CNST) for 26 ResAllocation-PT-R050C002-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 9 (type CNST) for ResAllocation-PT-R050C002-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 27 (type CNST) for ResAllocation-PT-R050C002-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 66 (type FNDP) for 13 ResAllocation-PT-R050C002-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for ResAllocation-PT-R050C002-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 13 ResAllocation-PT-R050C002-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type FNDP) for ResAllocation-PT-R050C002-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for ResAllocation-PT-R050C002-LTLCardinality-03 (obsolete)
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for ResAllocation-PT-R050C002-LTLCardinality-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for ResAllocation-PT-R050C002-LTLCardinality-15
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 5/299 10/2000 ResAllocation-PT-R050C002-LTLCardinality-13 1388105 m, 277621 m/sec, 7635581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 10/299 18/2000 ResAllocation-PT-R050C002-LTLCardinality-13 2598705 m, 242120 m/sec, 14870800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 15/299 25/2000 ResAllocation-PT-R050C002-LTLCardinality-13 3740318 m, 228322 m/sec, 21857374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 20/299 31/2000 ResAllocation-PT-R050C002-LTLCardinality-13 4730081 m, 197952 m/sec, 28343184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 25/299 38/2000 ResAllocation-PT-R050C002-LTLCardinality-13 5784406 m, 210865 m/sec, 34727783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 30/299 45/2000 ResAllocation-PT-R050C002-LTLCardinality-13 6880617 m, 219242 m/sec, 41478148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 35/299 51/2000 ResAllocation-PT-R050C002-LTLCardinality-13 7811588 m, 186194 m/sec, 47586832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 40/299 57/2000 ResAllocation-PT-R050C002-LTLCardinality-13 8669030 m, 171488 m/sec, 53653610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 45/299 63/2000 ResAllocation-PT-R050C002-LTLCardinality-13 9554121 m, 177018 m/sec, 59780294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 50/299 68/2000 ResAllocation-PT-R050C002-LTLCardinality-13 10434645 m, 176104 m/sec, 65372517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 55/299 74/2000 ResAllocation-PT-R050C002-LTLCardinality-13 11281330 m, 169337 m/sec, 70979588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 60/299 80/2000 ResAllocation-PT-R050C002-LTLCardinality-13 12244166 m, 192567 m/sec, 76789989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 65/299 86/2000 ResAllocation-PT-R050C002-LTLCardinality-13 13189551 m, 189077 m/sec, 83116731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 70/299 93/2000 ResAllocation-PT-R050C002-LTLCardinality-13 14237277 m, 209545 m/sec, 89543640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 75/299 99/2000 ResAllocation-PT-R050C002-LTLCardinality-13 15121202 m, 176785 m/sec, 95253198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 80/299 104/2000 ResAllocation-PT-R050C002-LTLCardinality-13 15941086 m, 163976 m/sec, 100845907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 85/299 109/2000 ResAllocation-PT-R050C002-LTLCardinality-13 16738391 m, 159461 m/sec, 106394809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 90/299 114/2000 ResAllocation-PT-R050C002-LTLCardinality-13 17548412 m, 162004 m/sec, 112066571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 95/299 119/2000 ResAllocation-PT-R050C002-LTLCardinality-13 18291497 m, 148617 m/sec, 117714444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 100/299 124/2000 ResAllocation-PT-R050C002-LTLCardinality-13 19062028 m, 154106 m/sec, 123417262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 105/299 130/2000 ResAllocation-PT-R050C002-LTLCardinality-13 19878316 m, 163257 m/sec, 129087540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 110/299 134/2000 ResAllocation-PT-R050C002-LTLCardinality-13 20622408 m, 148818 m/sec, 134627541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 115/299 140/2000 ResAllocation-PT-R050C002-LTLCardinality-13 21526818 m, 180882 m/sec, 140378046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 120/299 146/2000 ResAllocation-PT-R050C002-LTLCardinality-13 22335848 m, 161806 m/sec, 145812147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 125/299 150/2000 ResAllocation-PT-R050C002-LTLCardinality-13 23094946 m, 151819 m/sec, 151249030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 130/299 155/2000 ResAllocation-PT-R050C002-LTLCardinality-13 23869188 m, 154848 m/sec, 156646502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 135/299 161/2000 ResAllocation-PT-R050C002-LTLCardinality-13 24740879 m, 174338 m/sec, 162155838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 140/299 167/2000 ResAllocation-PT-R050C002-LTLCardinality-13 25567654 m, 165355 m/sec, 167545261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 145/299 172/2000 ResAllocation-PT-R050C002-LTLCardinality-13 26456725 m, 177814 m/sec, 172908741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 150/299 179/2000 ResAllocation-PT-R050C002-LTLCardinality-13 27430638 m, 194782 m/sec, 179332270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 155/299 184/2000 ResAllocation-PT-R050C002-LTLCardinality-13 28190703 m, 152013 m/sec, 184848153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 160/299 189/2000 ResAllocation-PT-R050C002-LTLCardinality-13 29108425 m, 183544 m/sec, 190830697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 165/299 196/2000 ResAllocation-PT-R050C002-LTLCardinality-13 30091055 m, 196526 m/sec, 196725972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 170/299 201/2000 ResAllocation-PT-R050C002-LTLCardinality-13 30876725 m, 157134 m/sec, 201943606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 175/299 206/2000 ResAllocation-PT-R050C002-LTLCardinality-13 31609798 m, 146614 m/sec, 207096569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 180/299 211/2000 ResAllocation-PT-R050C002-LTLCardinality-13 32362001 m, 150440 m/sec, 212281954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 185/299 215/2000 ResAllocation-PT-R050C002-LTLCardinality-13 33118140 m, 151227 m/sec, 217559021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 190/299 220/2000 ResAllocation-PT-R050C002-LTLCardinality-13 33792689 m, 134909 m/sec, 222715005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 195/299 224/2000 ResAllocation-PT-R050C002-LTLCardinality-13 34499532 m, 141368 m/sec, 227917100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 200/299 229/2000 ResAllocation-PT-R050C002-LTLCardinality-13 35233753 m, 146844 m/sec, 233100088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 205/299 234/2000 ResAllocation-PT-R050C002-LTLCardinality-13 35939551 m, 141159 m/sec, 238285656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 210/299 239/2000 ResAllocation-PT-R050C002-LTLCardinality-13 36728515 m, 157792 m/sec, 243789921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 215/299 243/2000 ResAllocation-PT-R050C002-LTLCardinality-13 37420114 m, 138319 m/sec, 249067930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 220/299 248/2000 ResAllocation-PT-R050C002-LTLCardinality-13 38098852 m, 135747 m/sec, 254365080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 225/299 252/2000 ResAllocation-PT-R050C002-LTLCardinality-13 38740037 m, 128237 m/sec, 259577071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 230/299 256/2000 ResAllocation-PT-R050C002-LTLCardinality-13 39392358 m, 130464 m/sec, 264785335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 235/299 261/2000 ResAllocation-PT-R050C002-LTLCardinality-13 40134127 m, 148353 m/sec, 270152311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 240/299 265/2000 ResAllocation-PT-R050C002-LTLCardinality-13 40794053 m, 131985 m/sec, 275307359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 245/299 270/2000 ResAllocation-PT-R050C002-LTLCardinality-13 41528108 m, 146811 m/sec, 280592412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 250/299 275/2000 ResAllocation-PT-R050C002-LTLCardinality-13 42297682 m, 153914 m/sec, 285939459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 255/299 279/2000 ResAllocation-PT-R050C002-LTLCardinality-13 42956507 m, 131765 m/sec, 291161334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 260/299 284/2000 ResAllocation-PT-R050C002-LTLCardinality-13 43703012 m, 149301 m/sec, 296590934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 265/299 290/2000 ResAllocation-PT-R050C002-LTLCardinality-13 44546206 m, 168638 m/sec, 301914168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 270/299 294/2000 ResAllocation-PT-R050C002-LTLCardinality-13 45292452 m, 149249 m/sec, 306967300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 275/299 299/2000 ResAllocation-PT-R050C002-LTLCardinality-13 46004713 m, 142452 m/sec, 312026994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 280/299 304/2000 ResAllocation-PT-R050C002-LTLCardinality-13 46720900 m, 143237 m/sec, 317016876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 285/299 309/2000 ResAllocation-PT-R050C002-LTLCardinality-13 47467624 m, 149344 m/sec, 322228213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 290/299 313/2000 ResAllocation-PT-R050C002-LTLCardinality-13 48127210 m, 131917 m/sec, 327279975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 295/299 317/2000 ResAllocation-PT-R050C002-LTLCardinality-13 48819963 m, 138550 m/sec, 332383918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 52 (type EXCL) for ResAllocation-PT-R050C002-LTLCardinality-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 ResAllocation-PT-R050C002-LTLCardinality-14
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 47 ResAllocation-PT-R050C002-LTLCardinality-13
[[35mlola[0m][I] time limit : 3298 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for ResAllocation-PT-R050C002-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 315
[[35mlola[0m][I] fired transitions : 317
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 52 (type EXCL) for ResAllocation-PT-R050C002-LTLCardinality-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 47 ResAllocation-PT-R050C002-LTLCardinality-13
[[35mlola[0m][I] time limit : 329 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for ResAllocation-PT-R050C002-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 ResAllocation-PT-R050C002-LTLCardinality-11
[[35mlola[0m][I] time limit : 365 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 5/365 16/2000 ResAllocation-PT-R050C002-LTLCardinality-11 2411905 m, 482381 m/sec, 7272704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 10/365 31/2000 ResAllocation-PT-R050C002-LTLCardinality-11 4767732 m, 471165 m/sec, 14576912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 15/365 41/2000 ResAllocation-PT-R050C002-LTLCardinality-11 6263664 m, 299186 m/sec, 19087761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 20/365 51/2000 ResAllocation-PT-R050C002-LTLCardinality-11 7787653 m, 304797 m/sec, 23597127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 25/365 62/2000 ResAllocation-PT-R050C002-LTLCardinality-11 9506953 m, 343860 m/sec, 30092634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 30/365 71/2000 ResAllocation-PT-R050C002-LTLCardinality-11 10886464 m, 275902 m/sec, 37239510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 35/365 80/2000 ResAllocation-PT-R050C002-LTLCardinality-11 12167395 m, 256186 m/sec, 44210212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 40/365 88/2000 ResAllocation-PT-R050C002-LTLCardinality-11 13456220 m, 257765 m/sec, 51188854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 45/365 95/2000 ResAllocation-PT-R050C002-LTLCardinality-11 14575861 m, 223928 m/sec, 57837518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 50/365 102/2000 ResAllocation-PT-R050C002-LTLCardinality-11 15708013 m, 226430 m/sec, 64382060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 55/365 110/2000 ResAllocation-PT-R050C002-LTLCardinality-11 16949468 m, 248291 m/sec, 71168458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 60/365 117/2000 ResAllocation-PT-R050C002-LTLCardinality-11 18071227 m, 224351 m/sec, 78027622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 65/365 125/2000 ResAllocation-PT-R050C002-LTLCardinality-11 19289250 m, 243604 m/sec, 84533314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 70/365 132/2000 ResAllocation-PT-R050C002-LTLCardinality-11 20344412 m, 211032 m/sec, 90917583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 75/365 138/2000 ResAllocation-PT-R050C002-LTLCardinality-11 21345459 m, 200209 m/sec, 97289679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 80/365 145/2000 ResAllocation-PT-R050C002-LTLCardinality-11 22355293 m, 201966 m/sec, 103669466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 85/365 152/2000 ResAllocation-PT-R050C002-LTLCardinality-11 23434439 m, 215829 m/sec, 110128568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 90/365 159/2000 ResAllocation-PT-R050C002-LTLCardinality-11 24484334 m, 209979 m/sec, 116254904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 95/365 165/2000 ResAllocation-PT-R050C002-LTLCardinality-11 25543582 m, 211849 m/sec, 122442950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 100/365 173/2000 ResAllocation-PT-R050C002-LTLCardinality-11 26728826 m, 237048 m/sec, 128852288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 105/365 180/2000 ResAllocation-PT-R050C002-LTLCardinality-11 27803546 m, 214944 m/sec, 135736203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 110/365 186/2000 ResAllocation-PT-R050C002-LTLCardinality-11 28835622 m, 206415 m/sec, 142258960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 115/365 194/2000 ResAllocation-PT-R050C002-LTLCardinality-11 29954622 m, 223800 m/sec, 149063891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 120/365 201/2000 ResAllocation-PT-R050C002-LTLCardinality-11 31135687 m, 236213 m/sec, 155337317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 125/365 208/2000 ResAllocation-PT-R050C002-LTLCardinality-11 32134362 m, 199735 m/sec, 161410746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 130/365 214/2000 ResAllocation-PT-R050C002-LTLCardinality-11 33096582 m, 192444 m/sec, 167427985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 135/365 220/2000 ResAllocation-PT-R050C002-LTLCardinality-11 34054251 m, 191533 m/sec, 173408440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 140/365 226/2000 ResAllocation-PT-R050C002-LTLCardinality-11 35017637 m, 192677 m/sec, 179650851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 145/365 232/2000 ResAllocation-PT-R050C002-LTLCardinality-11 35952530 m, 186978 m/sec, 185702589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 150/365 237/2000 ResAllocation-PT-R050C002-LTLCardinality-11 36796813 m, 168856 m/sec, 191734324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 155/365 243/2000 ResAllocation-PT-R050C002-LTLCardinality-11 37714540 m, 183545 m/sec, 197719906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 160/365 249/2000 ResAllocation-PT-R050C002-LTLCardinality-11 38687349 m, 194561 m/sec, 203832561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 165/365 255/2000 ResAllocation-PT-R050C002-LTLCardinality-11 39567306 m, 175991 m/sec, 210047705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 170/365 261/2000 ResAllocation-PT-R050C002-LTLCardinality-11 40536300 m, 193798 m/sec, 216472052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 175/365 268/2000 ResAllocation-PT-R050C002-LTLCardinality-11 41588676 m, 210475 m/sec, 222279915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 180/365 274/2000 ResAllocation-PT-R050C002-LTLCardinality-11 42571709 m, 196606 m/sec, 228235814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 185/365 280/2000 ResAllocation-PT-R050C002-LTLCardinality-11 43472017 m, 180061 m/sec, 234051418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 190/365 286/2000 ResAllocation-PT-R050C002-LTLCardinality-11 44388806 m, 183357 m/sec, 239986179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 195/365 293/2000 ResAllocation-PT-R050C002-LTLCardinality-11 45422710 m, 206780 m/sec, 246024775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 200/365 299/2000 ResAllocation-PT-R050C002-LTLCardinality-11 46408024 m, 197062 m/sec, 251810884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 205/365 305/2000 ResAllocation-PT-R050C002-LTLCardinality-11 47408163 m, 200027 m/sec, 257669638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 210/365 312/2000 ResAllocation-PT-R050C002-LTLCardinality-11 48527414 m, 223850 m/sec, 263655268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 215/365 319/2000 ResAllocation-PT-R050C002-LTLCardinality-11 49616543 m, 217825 m/sec, 270561861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 220/365 326/2000 ResAllocation-PT-R050C002-LTLCardinality-11 50594165 m, 195524 m/sec, 277144802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 225/365 331/2000 ResAllocation-PT-R050C002-LTLCardinality-11 51494365 m, 180040 m/sec, 283430396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 230/365 337/2000 ResAllocation-PT-R050C002-LTLCardinality-11 52435846 m, 188296 m/sec, 289457486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 235/365 344/2000 ResAllocation-PT-R050C002-LTLCardinality-11 53497925 m, 212415 m/sec, 296231213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 240/365 351/2000 ResAllocation-PT-R050C002-LTLCardinality-11 54540987 m, 208612 m/sec, 302668166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 245/365 358/2000 ResAllocation-PT-R050C002-LTLCardinality-11 55696584 m, 231119 m/sec, 308869189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 250/365 365/2000 ResAllocation-PT-R050C002-LTLCardinality-11 56685046 m, 197692 m/sec, 314653476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 255/365 371/2000 ResAllocation-PT-R050C002-LTLCardinality-11 57650839 m, 193158 m/sec, 320498135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 260/365 376/2000 ResAllocation-PT-R050C002-LTLCardinality-11 58529068 m, 175645 m/sec, 326215657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 265/365 382/2000 ResAllocation-PT-R050C002-LTLCardinality-11 59446124 m, 183411 m/sec, 332096825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 270/365 388/2000 ResAllocation-PT-R050C002-LTLCardinality-11 60394960 m, 189767 m/sec, 338017796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 275/365 394/2000 ResAllocation-PT-R050C002-LTLCardinality-11 61223810 m, 165770 m/sec, 343695144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 280/365 399/2000 ResAllocation-PT-R050C002-LTLCardinality-11 62083279 m, 171893 m/sec, 349553478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 285/365 405/2000 ResAllocation-PT-R050C002-LTLCardinality-11 62955434 m, 174431 m/sec, 355209448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 290/365 411/2000 ResAllocation-PT-R050C002-LTLCardinality-11 63875216 m, 183956 m/sec, 361201822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 295/365 416/2000 ResAllocation-PT-R050C002-LTLCardinality-11 64725414 m, 170039 m/sec, 367174737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 300/365 422/2000 ResAllocation-PT-R050C002-LTLCardinality-11 65685407 m, 191998 m/sec, 373247454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 305/365 428/2000 ResAllocation-PT-R050C002-LTLCardinality-11 66551620 m, 173242 m/sec, 379053268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 310/365 433/2000 ResAllocation-PT-R050C002-LTLCardinality-11 67369864 m, 163648 m/sec, 384895081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 315/365 438/2000 ResAllocation-PT-R050C002-LTLCardinality-11 68162316 m, 158490 m/sec, 390642869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 320/365 443/2000 ResAllocation-PT-R050C002-LTLCardinality-11 68995460 m, 166628 m/sec, 396539471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 325/365 448/2000 ResAllocation-PT-R050C002-LTLCardinality-11 69775805 m, 156069 m/sec, 402523090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 330/365 454/2000 ResAllocation-PT-R050C002-LTLCardinality-11 70676989 m, 180236 m/sec, 408374405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 335/365 460/2000 ResAllocation-PT-R050C002-LTLCardinality-11 71509111 m, 166424 m/sec, 414138055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 340/365 465/2000 ResAllocation-PT-R050C002-LTLCardinality-11 72370713 m, 172320 m/sec, 419903287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 345/365 471/2000 ResAllocation-PT-R050C002-LTLCardinality-11 73281570 m, 182171 m/sec, 425540397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 350/365 476/2000 ResAllocation-PT-R050C002-LTLCardinality-11 74141941 m, 172074 m/sec, 431659933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 355/365 482/2000 ResAllocation-PT-R050C002-LTLCardinality-11 74938396 m, 159291 m/sec, 437723797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 360/365 487/2000 ResAllocation-PT-R050C002-LTLCardinality-11 75783308 m, 168982 m/sec, 443687472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 365/365 492/2000 ResAllocation-PT-R050C002-LTLCardinality-11 76638847 m, 171107 m/sec, 449796367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 42 (type EXCL) for ResAllocation-PT-R050C002-LTLCardinality-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 ResAllocation-PT-R050C002-LTLCardinality-10
[[35mlola[0m][I] time limit : 365 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 ResAllocation-PT-R050C002-LTLCardinality-11
[[35mlola[0m][I] time limit : 2923 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for ResAllocation-PT-R050C002-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 42 (type EXCL) for ResAllocation-PT-R050C002-LTLCardinality-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 ResAllocation-PT-R050C002-LTLCardinality-08
[[35mlola[0m][I] time limit : 416 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 5/416 10/2000 ResAllocation-PT-R050C002-LTLCardinality-08 1433341 m, 286668 m/sec, 7860212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 10/416 18/2000 ResAllocation-PT-R050C002-LTLCardinality-08 2665639 m, 246459 m/sec, 15293929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 15/416 25/2000 ResAllocation-PT-R050C002-LTLCardinality-08 3813917 m, 229655 m/sec, 22356992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 20/416 32/2000 ResAllocation-PT-R050C002-LTLCardinality-08 4850514 m, 207319 m/sec, 29112906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 25/416 39/2000 ResAllocation-PT-R050C002-LTLCardinality-08 5965623 m, 223021 m/sec, 35932029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 30/416 47/2000 ResAllocation-PT-R050C002-LTLCardinality-08 7070385 m, 220952 m/sec, 42690629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 35/416 53/2000 ResAllocation-PT-R050C002-LTLCardinality-08 8009632 m, 187849 m/sec, 48971799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 40/416 58/2000 ResAllocation-PT-R050C002-LTLCardinality-08 8913030 m, 180679 m/sec, 55331321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 45/416 65/2000 ResAllocation-PT-R050C002-LTLCardinality-08 9845269 m, 186447 m/sec, 61667640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 50/416 71/2000 ResAllocation-PT-R050C002-LTLCardinality-08 10780803 m, 187106 m/sec, 67742696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 55/416 77/2000 ResAllocation-PT-R050C002-LTLCardinality-08 11717264 m, 187292 m/sec, 73740082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 60/416 84/2000 ResAllocation-PT-R050C002-LTLCardinality-08 12781029 m, 212753 m/sec, 80194946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 65/416 90/2000 ResAllocation-PT-R050C002-LTLCardinality-08 13714811 m, 186756 m/sec, 86455878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 70/416 96/2000 ResAllocation-PT-R050C002-LTLCardinality-08 14732998 m, 203637 m/sec, 92651206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 75/416 102/2000 ResAllocation-PT-R050C002-LTLCardinality-08 15585407 m, 170481 m/sec, 98366339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 80/416 107/2000 ResAllocation-PT-R050C002-LTLCardinality-08 16382873 m, 159493 m/sec, 104018247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 85/416 112/2000 ResAllocation-PT-R050C002-LTLCardinality-08 17193544 m, 162134 m/sec, 109658152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 90/416 117/2000 ResAllocation-PT-R050C002-LTLCardinality-08 18010097 m, 163310 m/sec, 115504135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 95/416 122/2000 ResAllocation-PT-R050C002-LTLCardinality-08 18749517 m, 147884 m/sec, 121158926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 100/416 127/2000 ResAllocation-PT-R050C002-LTLCardinality-08 19534550 m, 157006 m/sec, 126794415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 105/416 132/2000 ResAllocation-PT-R050C002-LTLCardinality-08 20320461 m, 157182 m/sec, 132464648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 110/416 138/2000 ResAllocation-PT-R050C002-LTLCardinality-08 21206067 m, 177121 m/sec, 138317353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 115/416 144/2000 ResAllocation-PT-R050C002-LTLCardinality-08 22030019 m, 164790 m/sec, 143767432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 120/416 149/2000 ResAllocation-PT-R050C002-LTLCardinality-08 22803192 m, 154634 m/sec, 149214098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R050C002-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R050C002-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R050C002-LTLCardinality-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 125/416 154/2000 ResAllocation-PT-R050C002-LTLCardinality-08 23588432 m, 157048 m/sec, 154664803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R050C002"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R050C002, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341400875"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R050C002.tgz
mv ResAllocation-PT-R050C002 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;