About the Execution of LoLA for ResAllocation-PT-R020C002
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3962.628 | 119065.00 | 120521.00 | 409.80 | FTFFTFTFFTTFFFTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341400868.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ResAllocation-PT-R020C002, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341400868
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 576K
-rw-r--r-- 1 mcc users 9.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 100K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:48 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 07:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:48 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.7K Apr 11 23:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 93K Apr 11 23:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 23:24 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 96K Apr 11 23:24 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 85K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R020C002-LTLFireability-00
FORMULA_NAME ResAllocation-PT-R020C002-LTLFireability-01
FORMULA_NAME ResAllocation-PT-R020C002-LTLFireability-02
FORMULA_NAME ResAllocation-PT-R020C002-LTLFireability-03
FORMULA_NAME ResAllocation-PT-R020C002-LTLFireability-04
FORMULA_NAME ResAllocation-PT-R020C002-LTLFireability-05
FORMULA_NAME ResAllocation-PT-R020C002-LTLFireability-06
FORMULA_NAME ResAllocation-PT-R020C002-LTLFireability-07
FORMULA_NAME ResAllocation-PT-R020C002-LTLFireability-08
FORMULA_NAME ResAllocation-PT-R020C002-LTLFireability-09
FORMULA_NAME ResAllocation-PT-R020C002-LTLFireability-10
FORMULA_NAME ResAllocation-PT-R020C002-LTLFireability-11
FORMULA_NAME ResAllocation-PT-R020C002-LTLFireability-12
FORMULA_NAME ResAllocation-PT-R020C002-LTLFireability-13
FORMULA_NAME ResAllocation-PT-R020C002-LTLFireability-14
FORMULA_NAME ResAllocation-PT-R020C002-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717358835251
FORMULA ResAllocation-PT-R020C002-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m] [1m[32mResAllocation-PT-R020C002-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R020C002-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R020C002-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[32mResAllocation-PT-R020C002-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R020C002-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mResAllocation-PT-R020C002-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R020C002-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R020C002-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mResAllocation-PT-R020C002-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mResAllocation-PT-R020C002-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R020C002-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R020C002-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R020C002-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mResAllocation-PT-R020C002-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mResAllocation-PT-R020C002-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 119 secs. Pages in use: 125
BK_STOP 1717358954316
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 0 ResAllocation-PT-R020C002-LTLFireability-00
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 0 ResAllocation-PT-R020C002-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 0 ResAllocation-PT-R020C002-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 44 ResAllocation-PT-R020C002-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for ResAllocation-PT-R020C002-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 57 (type FNDP) for ResAllocation-PT-R020C002-LTLFireability-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for ResAllocation-PT-R020C002-LTLFireability-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 ResAllocation-PT-R020C002-LTLFireability-14
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for ResAllocation-PT-R020C002-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for ResAllocation-PT-R020C002-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for ResAllocation-PT-R020C002-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 5/225 12/2000 ResAllocation-PT-R020C002-LTLFireability-14 1797315 m, 359463 m/sec, 9829158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 10/225 23/2000 ResAllocation-PT-R020C002-LTLFireability-14 3538960 m, 348329 m/sec, 19617064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 15/225 34/2000 ResAllocation-PT-R020C002-LTLFireability-14 5240820 m, 340372 m/sec, 28681762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 20/225 46/2000 ResAllocation-PT-R020C002-LTLFireability-14 7075544 m, 366944 m/sec, 37560642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 25/225 58/2000 ResAllocation-PT-R020C002-LTLFireability-14 8883670 m, 361625 m/sec, 46567892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 30/225 69/2000 ResAllocation-PT-R020C002-LTLFireability-14 10614712 m, 346208 m/sec, 55139587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 35/225 80/2000 ResAllocation-PT-R020C002-LTLFireability-14 12279594 m, 332976 m/sec, 63574343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 40/225 92/2000 ResAllocation-PT-R020C002-LTLFireability-14 14069608 m, 358002 m/sec, 73173499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 45/225 104/2000 ResAllocation-PT-R020C002-LTLFireability-14 16123659 m, 410810 m/sec, 81355036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 50/225 116/2000 ResAllocation-PT-R020C002-LTLFireability-14 17887033 m, 352674 m/sec, 89177383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 55/225 124/2000 ResAllocation-PT-R020C002-LTLFireability-14 19149190 m, 252431 m/sec, 96369255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for ResAllocation-PT-R020C002-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 19320822
[[35mlola[0m][I] fired transitions : 102025143
[[35mlola[0m][I] time used : 59
[[35mlola[0m][I] memory pages used : 125
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 ResAllocation-PT-R020C002-LTLFireability-13
[[35mlola[0m][I] time limit : 236 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for ResAllocation-PT-R020C002-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 164
[[35mlola[0m][I] fired transitions : 164
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 ResAllocation-PT-R020C002-LTLFireability-11
[[35mlola[0m][I] time limit : 252 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 1/252 2/2000 ResAllocation-PT-R020C002-LTLFireability-11 283538 m, 56707 m/sec, 1338932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for ResAllocation-PT-R020C002-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1539962
[[35mlola[0m][I] fired transitions : 8290834
[[35mlola[0m][I] time used : 4
[[35mlola[0m][I] memory pages used : 10
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 ResAllocation-PT-R020C002-LTLFireability-09
[[35mlola[0m][I] time limit : 272 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for ResAllocation-PT-R020C002-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 ResAllocation-PT-R020C002-LTLFireability-08
[[35mlola[0m][I] time limit : 294 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-12: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 2/294 4/2000 ResAllocation-PT-R020C002-LTLFireability-08 603711 m, 120742 m/sec, 3358934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for ResAllocation-PT-R020C002-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 881480
[[35mlola[0m][I] fired transitions : 4956260
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 6
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 ResAllocation-PT-R020C002-LTLFireability-06
[[35mlola[0m][I] time limit : 321 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for ResAllocation-PT-R020C002-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 ResAllocation-PT-R020C002-LTLFireability-05
[[35mlola[0m][I] time limit : 353 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for ResAllocation-PT-R020C002-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3397
[[35mlola[0m][I] fired transitions : 8005
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 ResAllocation-PT-R020C002-LTLFireability-04
[[35mlola[0m][I] time limit : 392 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for ResAllocation-PT-R020C002-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 13 ResAllocation-PT-R020C002-LTLFireability-03
[[35mlola[0m][I] time limit : 441 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for ResAllocation-PT-R020C002-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 76
[[35mlola[0m][I] fired transitions : 76
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 ResAllocation-PT-R020C002-LTLFireability-02
[[35mlola[0m][I] time limit : 589 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for ResAllocation-PT-R020C002-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 100
[[35mlola[0m][I] fired transitions : 101
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 ResAllocation-PT-R020C002-LTLFireability-01
[[35mlola[0m][I] time limit : 706 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for ResAllocation-PT-R020C002-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 655368
[[35mlola[0m][I] fired transitions : 1703947
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 5
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 44 ResAllocation-PT-R020C002-LTLFireability-12
[[35mlola[0m][I] time limit : 883 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for ResAllocation-PT-R020C002-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 90
[[35mlola[0m][I] fired transitions : 90
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 ResAllocation-PT-R020C002-LTLFireability-15
[[35mlola[0m][I] time limit : 1177 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 3/1177 10/2000 ResAllocation-PT-R020C002-LTLFireability-15 1426870 m, 285374 m/sec, 4772643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 8/1177 22/2000 ResAllocation-PT-R020C002-LTLFireability-15 3382470 m, 391120 m/sec, 11118413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 13/1177 34/2000 ResAllocation-PT-R020C002-LTLFireability-15 5227310 m, 368968 m/sec, 18192378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 18/1177 44/2000 ResAllocation-PT-R020C002-LTLFireability-15 6786600 m, 311858 m/sec, 24845677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 23/1177 53/2000 ResAllocation-PT-R020C002-LTLFireability-15 8244403 m, 291560 m/sec, 30939693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for ResAllocation-PT-R020C002-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8247683
[[35mlola[0m][I] fired transitions : 33570153
[[35mlola[0m][I] time used : 25
[[35mlola[0m][I] memory pages used : 53
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 ResAllocation-PT-R020C002-LTLFireability-10
[[35mlola[0m][I] time limit : 1754 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for ResAllocation-PT-R020C002-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 ResAllocation-PT-R020C002-LTLFireability-07
[[35mlola[0m][I] time limit : 3508 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 3/3508 8/2000 ResAllocation-PT-R020C002-LTLFireability-07 1118029 m, 223605 m/sec, 5272246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 8/3508 18/2000 ResAllocation-PT-R020C002-LTLFireability-07 2708735 m, 318141 m/sec, 13274800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 13/3508 27/2000 ResAllocation-PT-R020C002-LTLFireability-07 4089969 m, 276246 m/sec, 21374848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 18/3508 36/2000 ResAllocation-PT-R020C002-LTLFireability-07 5506862 m, 283378 m/sec, 28982343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-00: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-12: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 23/3508 45/2000 ResAllocation-PT-R020C002-LTLFireability-07 6858505 m, 270328 m/sec, 37153703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for ResAllocation-PT-R020C002-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7743764
[[35mlola[0m][I] fired transitions : 43556178
[[35mlola[0m][I] time used : 27
[[35mlola[0m][I] memory pages used : 50
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R020C002"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R020C002, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341400868"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R020C002.tgz
mv ResAllocation-PT-R020C002 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;