About the Execution of LoLA for ResAllocation-PT-R020C002
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1410.479 | 29325.00 | 29763.00 | 165.30 | FFFFTTTTTFTFFFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341400867.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ResAllocation-PT-R020C002, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341400867
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 576K
-rw-r--r-- 1 mcc users 9.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 100K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 23 07:48 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 23 07:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:48 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.7K Apr 11 23:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 93K Apr 11 23:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 23:24 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 96K Apr 11 23:24 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 85K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R020C002-LTLCardinality-00
FORMULA_NAME ResAllocation-PT-R020C002-LTLCardinality-01
FORMULA_NAME ResAllocation-PT-R020C002-LTLCardinality-02
FORMULA_NAME ResAllocation-PT-R020C002-LTLCardinality-03
FORMULA_NAME ResAllocation-PT-R020C002-LTLCardinality-04
FORMULA_NAME ResAllocation-PT-R020C002-LTLCardinality-05
FORMULA_NAME ResAllocation-PT-R020C002-LTLCardinality-06
FORMULA_NAME ResAllocation-PT-R020C002-LTLCardinality-07
FORMULA_NAME ResAllocation-PT-R020C002-LTLCardinality-08
FORMULA_NAME ResAllocation-PT-R020C002-LTLCardinality-09
FORMULA_NAME ResAllocation-PT-R020C002-LTLCardinality-10
FORMULA_NAME ResAllocation-PT-R020C002-LTLCardinality-11
FORMULA_NAME ResAllocation-PT-R020C002-LTLCardinality-12
FORMULA_NAME ResAllocation-PT-R020C002-LTLCardinality-13
FORMULA_NAME ResAllocation-PT-R020C002-LTLCardinality-14
FORMULA_NAME ResAllocation-PT-R020C002-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717358793267
FORMULA ResAllocation-PT-R020C002-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R020C002-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R020C002-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R020C002-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R020C002-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mResAllocation-PT-R020C002-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mResAllocation-PT-R020C002-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m] [1m[32mResAllocation-PT-R020C002-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mResAllocation-PT-R020C002-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mResAllocation-PT-R020C002-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R020C002-LTLCardinality-09: F false state space / EG[0m
[[35mlola[0m] [1m[32mResAllocation-PT-R020C002-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R020C002-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R020C002-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R020C002-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mResAllocation-PT-R020C002-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mResAllocation-PT-R020C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 29 secs. Pages in use: 48
BK_STOP 1717358822592
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 ResAllocation-PT-R020C002-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for ResAllocation-PT-R020C002-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 ResAllocation-PT-R020C002-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 37 (type CNST) for 36 ResAllocation-PT-R020C002-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 37 (type CNST) for ResAllocation-PT-R020C002-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for ResAllocation-PT-R020C002-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 42 ResAllocation-PT-R020C002-LTLCardinality-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ResAllocation-PT-R020C002-LTLCardinality-03
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 ResAllocation-PT-R020C002-LTLCardinality-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for ResAllocation-PT-R020C002-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for ResAllocation-PT-R020C002-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 76
[[35mlola[0m][I] fired transitions : 76
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ResAllocation-PT-R020C002-LTLCardinality-01
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for ResAllocation-PT-R020C002-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 52 (type EQUN) for 24 ResAllocation-PT-R020C002-LTLCardinality-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 27 ResAllocation-PT-R020C002-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 ResAllocation-PT-R020C002-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for ResAllocation-PT-R020C002-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 52 (type EQUN) for ResAllocation-PT-R020C002-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 57 (type EQUN) for ResAllocation-PT-R020C002-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/399 12/2000 ResAllocation-PT-R020C002-LTLCardinality-01 1815472 m, 363094 m/sec, 9941880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/399 24/2000 ResAllocation-PT-R020C002-LTLCardinality-01 3591799 m, 355265 m/sec, 19923107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/399 35/2000 ResAllocation-PT-R020C002-LTLCardinality-01 5337061 m, 349052 m/sec, 29186621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-05: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/399 46/2000 ResAllocation-PT-R020C002-LTLCardinality-01 7023799 m, 337347 m/sec, 38390205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ResAllocation-PT-R020C002-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7381585
[[35mlola[0m][I] fired transitions : 40443892
[[35mlola[0m][I] time used : 21
[[35mlola[0m][I] memory pages used : 48
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 ResAllocation-PT-R020C002-LTLCardinality-15
[[35mlola[0m][I] time limit : 447 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for ResAllocation-PT-R020C002-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 77
[[35mlola[0m][I] fired transitions : 77
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ResAllocation-PT-R020C002-LTLCardinality-05
[[35mlola[0m][I] time limit : 511 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for ResAllocation-PT-R020C002-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 ResAllocation-PT-R020C002-LTLCardinality-04
[[35mlola[0m][I] time limit : 596 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for ResAllocation-PT-R020C002-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 27 ResAllocation-PT-R020C002-LTLCardinality-09
[[35mlola[0m][I] time limit : 715 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for ResAllocation-PT-R020C002-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 20
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 24 ResAllocation-PT-R020C002-LTLCardinality-08
[[35mlola[0m][I] time limit : 894 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for ResAllocation-PT-R020C002-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 ResAllocation-PT-R020C002-LTLCardinality-11
[[35mlola[0m][I] time limit : 1192 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for ResAllocation-PT-R020C002-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 22
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 ResAllocation-PT-R020C002-LTLCardinality-10
[[35mlola[0m][I] time limit : 1789 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R020C002-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R020C002-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R020C002-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 4/1789 11/2000 ResAllocation-PT-R020C002-LTLCardinality-10 1656768 m, 331353 m/sec, 5826224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for ResAllocation-PT-R020C002-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2938262
[[35mlola[0m][I] fired transitions : 10960419
[[35mlola[0m][I] time used : 7
[[35mlola[0m][I] memory pages used : 19
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ResAllocation-PT-R020C002-LTLCardinality-02
[[35mlola[0m][I] time limit : 3571 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for ResAllocation-PT-R020C002-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 41116
[[35mlola[0m][I] fired transitions : 90418
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R020C002"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R020C002, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341400867"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R020C002.tgz
mv ResAllocation-PT-R020C002 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;