About the Execution of LoLA for ResAllocation-PT-R003C100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16206.500 | 758826.00 | 760818.00 | 1706.30 | ???????F???????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341300836.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ResAllocation-PT-R003C100, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341300836
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.3M
-rw-r--r-- 1 mcc users 8.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:48 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Apr 23 07:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Apr 23 07:48 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 11 23:10 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 153K Apr 11 23:10 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 11 23:08 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 111K Apr 11 23:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 721K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R003C100-LTLFireability-00
FORMULA_NAME ResAllocation-PT-R003C100-LTLFireability-01
FORMULA_NAME ResAllocation-PT-R003C100-LTLFireability-02
FORMULA_NAME ResAllocation-PT-R003C100-LTLFireability-03
FORMULA_NAME ResAllocation-PT-R003C100-LTLFireability-04
FORMULA_NAME ResAllocation-PT-R003C100-LTLFireability-05
FORMULA_NAME ResAllocation-PT-R003C100-LTLFireability-06
FORMULA_NAME ResAllocation-PT-R003C100-LTLFireability-07
FORMULA_NAME ResAllocation-PT-R003C100-LTLFireability-08
FORMULA_NAME ResAllocation-PT-R003C100-LTLFireability-09
FORMULA_NAME ResAllocation-PT-R003C100-LTLFireability-10
FORMULA_NAME ResAllocation-PT-R003C100-LTLFireability-11
FORMULA_NAME ResAllocation-PT-R003C100-LTLFireability-12
FORMULA_NAME ResAllocation-PT-R003C100-LTLFireability-13
FORMULA_NAME ResAllocation-PT-R003C100-LTLFireability-14
FORMULA_NAME ResAllocation-PT-R003C100-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717358280323
FORMULA ResAllocation-PT-R003C100-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717359039149
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 47 (type CNST) for 44 ResAllocation-PT-R003C100-LTLFireability-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 47 (type CNST) for ResAllocation-PT-R003C100-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 21 ResAllocation-PT-R003C100-LTLFireability-07
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 65 (type FNDP) for 21 ResAllocation-PT-R003C100-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 21 ResAllocation-PT-R003C100-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for ResAllocation-PT-R003C100-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 65 (type FNDP) for ResAllocation-PT-R003C100-LTLFireability-07 (obsolete)
[[35mlola[0m][W] CANCELED task # 66 (type EQUN) for ResAllocation-PT-R003C100-LTLFireability-07 (obsolete)
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 44 ResAllocation-PT-R003C100-LTLFireability-12
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 65 (type FNDP) for ResAllocation-PT-R003C100-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for ResAllocation-PT-R003C100-LTLFireability-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 4/211 5/2000 ResAllocation-PT-R003C100-LTLFireability-12 599489 m, 119897 m/sec, 3850200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 9/211 9/2000 ResAllocation-PT-R003C100-LTLFireability-12 1076900 m, 95482 m/sec, 7950084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 14/211 12/2000 ResAllocation-PT-R003C100-LTLFireability-12 1513532 m, 87326 m/sec, 11980325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 19/211 15/2000 ResAllocation-PT-R003C100-LTLFireability-12 1940667 m, 85427 m/sec, 15968344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 24/211 19/2000 ResAllocation-PT-R003C100-LTLFireability-12 2371952 m, 86257 m/sec, 19950634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 29/211 22/2000 ResAllocation-PT-R003C100-LTLFireability-12 2786438 m, 82897 m/sec, 23838494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 34/211 25/2000 ResAllocation-PT-R003C100-LTLFireability-12 3203063 m, 83325 m/sec, 27694764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 39/211 28/2000 ResAllocation-PT-R003C100-LTLFireability-12 3620656 m, 83518 m/sec, 31508286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 44/211 31/2000 ResAllocation-PT-R003C100-LTLFireability-12 4030941 m, 82057 m/sec, 35285396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 49/211 34/2000 ResAllocation-PT-R003C100-LTLFireability-12 4428559 m, 79523 m/sec, 39025073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 54/211 37/2000 ResAllocation-PT-R003C100-LTLFireability-12 4805298 m, 75347 m/sec, 42750997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 59/211 40/2000 ResAllocation-PT-R003C100-LTLFireability-12 5172269 m, 73394 m/sec, 46466991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 64/211 42/2000 ResAllocation-PT-R003C100-LTLFireability-12 5526938 m, 70933 m/sec, 50163676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 69/211 45/2000 ResAllocation-PT-R003C100-LTLFireability-12 5881036 m, 70819 m/sec, 53851686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 74/211 48/2000 ResAllocation-PT-R003C100-LTLFireability-12 6248661 m, 73525 m/sec, 57549120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 79/211 50/2000 ResAllocation-PT-R003C100-LTLFireability-12 6600179 m, 70303 m/sec, 61199445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 84/211 53/2000 ResAllocation-PT-R003C100-LTLFireability-12 6942004 m, 68365 m/sec, 64849018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 89/211 55/2000 ResAllocation-PT-R003C100-LTLFireability-12 7305569 m, 72713 m/sec, 68499349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 94/211 58/2000 ResAllocation-PT-R003C100-LTLFireability-12 7666470 m, 72180 m/sec, 72154476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 99/211 61/2000 ResAllocation-PT-R003C100-LTLFireability-12 8018933 m, 70492 m/sec, 75800631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 104/211 63/2000 ResAllocation-PT-R003C100-LTLFireability-12 8381340 m, 72481 m/sec, 79391135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 109/211 66/2000 ResAllocation-PT-R003C100-LTLFireability-12 8766038 m, 76939 m/sec, 82936981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 114/211 69/2000 ResAllocation-PT-R003C100-LTLFireability-12 9126791 m, 72150 m/sec, 86461627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 119/211 71/2000 ResAllocation-PT-R003C100-LTLFireability-12 9481049 m, 70851 m/sec, 90072353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 124/211 74/2000 ResAllocation-PT-R003C100-LTLFireability-12 9817105 m, 67211 m/sec, 93623804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 129/211 76/2000 ResAllocation-PT-R003C100-LTLFireability-12 10178069 m, 72192 m/sec, 97231124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 134/211 79/2000 ResAllocation-PT-R003C100-LTLFireability-12 10515546 m, 67495 m/sec, 100773101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 139/211 81/2000 ResAllocation-PT-R003C100-LTLFireability-12 10868274 m, 70545 m/sec, 104360639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 144/211 84/2000 ResAllocation-PT-R003C100-LTLFireability-12 11213780 m, 69101 m/sec, 107915722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 149/211 86/2000 ResAllocation-PT-R003C100-LTLFireability-12 11560068 m, 69257 m/sec, 111443578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 154/211 89/2000 ResAllocation-PT-R003C100-LTLFireability-12 11913644 m, 70715 m/sec, 115010999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 159/211 91/2000 ResAllocation-PT-R003C100-LTLFireability-12 12255159 m, 68303 m/sec, 118537712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 164/211 94/2000 ResAllocation-PT-R003C100-LTLFireability-12 12577183 m, 64404 m/sec, 122038314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 169/211 96/2000 ResAllocation-PT-R003C100-LTLFireability-12 12907440 m, 66051 m/sec, 125615870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 174/211 98/2000 ResAllocation-PT-R003C100-LTLFireability-12 13230535 m, 64619 m/sec, 129193189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 179/211 101/2000 ResAllocation-PT-R003C100-LTLFireability-12 13541232 m, 62139 m/sec, 132733679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 184/211 103/2000 ResAllocation-PT-R003C100-LTLFireability-12 13841441 m, 60041 m/sec, 136260968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 189/211 105/2000 ResAllocation-PT-R003C100-LTLFireability-12 14168095 m, 65330 m/sec, 139828422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 194/211 108/2000 ResAllocation-PT-R003C100-LTLFireability-12 14481642 m, 62709 m/sec, 143360813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 199/211 110/2000 ResAllocation-PT-R003C100-LTLFireability-12 14793820 m, 62435 m/sec, 146890268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 204/211 112/2000 ResAllocation-PT-R003C100-LTLFireability-12 15100697 m, 61375 m/sec, 150409731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 209/211 114/2000 ResAllocation-PT-R003C100-LTLFireability-12 15423992 m, 64659 m/sec, 153985819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 49 (type EXCL) for ResAllocation-PT-R003C100-LTLFireability-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 1 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 ResAllocation-PT-R003C100-LTLFireability-15
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 44 ResAllocation-PT-R003C100-LTLFireability-12
[[35mlola[0m][I] time limit : 3384 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for ResAllocation-PT-R003C100-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 49 (type EXCL) for ResAllocation-PT-R003C100-LTLFireability-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 51 ResAllocation-PT-R003C100-LTLFireability-13
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 5/225 6/2000 ResAllocation-PT-R003C100-LTLFireability-13 647967 m, 129593 m/sec, 4229961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 10/225 9/2000 ResAllocation-PT-R003C100-LTLFireability-13 1118009 m, 94008 m/sec, 8327914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 15/225 13/2000 ResAllocation-PT-R003C100-LTLFireability-13 1553844 m, 87167 m/sec, 12352228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 20/225 16/2000 ResAllocation-PT-R003C100-LTLFireability-13 1978037 m, 84838 m/sec, 16342108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 25/225 19/2000 ResAllocation-PT-R003C100-LTLFireability-13 2410185 m, 86429 m/sec, 20333086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 30/225 22/2000 ResAllocation-PT-R003C100-LTLFireability-13 2833860 m, 84735 m/sec, 24245947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 35/225 25/2000 ResAllocation-PT-R003C100-LTLFireability-13 3243497 m, 81927 m/sec, 28075310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 40/225 28/2000 ResAllocation-PT-R003C100-LTLFireability-13 3643145 m, 79929 m/sec, 31715007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 45/225 31/2000 ResAllocation-PT-R003C100-LTLFireability-13 4036330 m, 78637 m/sec, 35346311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 50/225 34/2000 ResAllocation-PT-R003C100-LTLFireability-13 4416691 m, 76072 m/sec, 38898290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 55/225 37/2000 ResAllocation-PT-R003C100-LTLFireability-13 4771306 m, 70923 m/sec, 42405897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 60/225 39/2000 ResAllocation-PT-R003C100-LTLFireability-13 5121440 m, 70026 m/sec, 45937247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 65/225 42/2000 ResAllocation-PT-R003C100-LTLFireability-13 5461553 m, 68022 m/sec, 49462643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 70/225 44/2000 ResAllocation-PT-R003C100-LTLFireability-13 5786069 m, 64903 m/sec, 52977049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 75/225 47/2000 ResAllocation-PT-R003C100-LTLFireability-13 6142916 m, 71369 m/sec, 56505263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 80/225 49/2000 ResAllocation-PT-R003C100-LTLFireability-13 6487808 m, 68978 m/sec, 60015044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 85/225 52/2000 ResAllocation-PT-R003C100-LTLFireability-13 6825017 m, 67441 m/sec, 63527161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 90/225 54/2000 ResAllocation-PT-R003C100-LTLFireability-13 7164121 m, 67820 m/sec, 67022116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 95/225 57/2000 ResAllocation-PT-R003C100-LTLFireability-13 7509135 m, 69002 m/sec, 70524117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 100/225 59/2000 ResAllocation-PT-R003C100-LTLFireability-13 7844825 m, 67138 m/sec, 73970106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 105/225 62/2000 ResAllocation-PT-R003C100-LTLFireability-13 8155247 m, 62084 m/sec, 77348464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 110/225 64/2000 ResAllocation-PT-R003C100-LTLFireability-13 8528142 m, 74579 m/sec, 80721068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 115/225 67/2000 ResAllocation-PT-R003C100-LTLFireability-13 8881370 m, 70645 m/sec, 84048303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 120/225 69/2000 ResAllocation-PT-R003C100-LTLFireability-13 9221976 m, 68121 m/sec, 87440640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 125/225 72/2000 ResAllocation-PT-R003C100-LTLFireability-13 9557775 m, 67159 m/sec, 90870602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 130/225 74/2000 ResAllocation-PT-R003C100-LTLFireability-13 9881017 m, 64648 m/sec, 94231706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 135/225 77/2000 ResAllocation-PT-R003C100-LTLFireability-13 10215592 m, 66915 m/sec, 97632432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 140/225 79/2000 ResAllocation-PT-R003C100-LTLFireability-13 10535549 m, 63991 m/sec, 100998158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 145/225 81/2000 ResAllocation-PT-R003C100-LTLFireability-13 10873245 m, 67539 m/sec, 104415802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 150/225 84/2000 ResAllocation-PT-R003C100-LTLFireability-13 11203087 m, 65968 m/sec, 107795752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 155/225 86/2000 ResAllocation-PT-R003C100-LTLFireability-13 11538604 m, 67103 m/sec, 111221812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 160/225 89/2000 ResAllocation-PT-R003C100-LTLFireability-13 11878966 m, 68072 m/sec, 114653304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 165/225 91/2000 ResAllocation-PT-R003C100-LTLFireability-13 12204624 m, 65131 m/sec, 118022457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 170/225 93/2000 ResAllocation-PT-R003C100-LTLFireability-13 12516168 m, 62308 m/sec, 121324186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 175/225 96/2000 ResAllocation-PT-R003C100-LTLFireability-13 12826000 m, 61966 m/sec, 124683333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 180/225 98/2000 ResAllocation-PT-R003C100-LTLFireability-13 13129214 m, 60642 m/sec, 128068631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 185/225 100/2000 ResAllocation-PT-R003C100-LTLFireability-13 13430723 m, 60301 m/sec, 131484821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 190/225 102/2000 ResAllocation-PT-R003C100-LTLFireability-13 13721384 m, 58132 m/sec, 134855480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 195/225 104/2000 ResAllocation-PT-R003C100-LTLFireability-13 14029982 m, 61719 m/sec, 138271074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 200/225 107/2000 ResAllocation-PT-R003C100-LTLFireability-13 14337842 m, 61572 m/sec, 141699933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 205/225 109/2000 ResAllocation-PT-R003C100-LTLFireability-13 14637165 m, 59864 m/sec, 145095641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 210/225 111/2000 ResAllocation-PT-R003C100-LTLFireability-13 14933688 m, 59304 m/sec, 148544671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 215/225 113/2000 ResAllocation-PT-R003C100-LTLFireability-13 15245181 m, 62298 m/sec, 151984753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 220/225 115/2000 ResAllocation-PT-R003C100-LTLFireability-13 15556333 m, 62230 m/sec, 155434242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 225/225 117/2000 ResAllocation-PT-R003C100-LTLFireability-13 15851565 m, 59046 m/sec, 158791587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 54 (type EXCL) for ResAllocation-PT-R003C100-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 37 ResAllocation-PT-R003C100-LTLFireability-11
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 51 ResAllocation-PT-R003C100-LTLFireability-13
[[35mlola[0m][I] time limit : 3149 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for ResAllocation-PT-R003C100-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 69
[[35mlola[0m][I] fired transitions : 69
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 5/242 5/5 ResAllocation-PT-R003C100-LTLFireability-13 625809 m, -3045151 m/sec, 4049147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 54 (type EXCL) for ResAllocation-PT-R003C100-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 ResAllocation-PT-R003C100-LTLFireability-10
[[35mlola[0m][I] time limit : 261 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for ResAllocation-PT-R003C100-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 143560
[[35mlola[0m][I] fired transitions : 203325
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 ResAllocation-PT-R003C100-LTLFireability-09
[[35mlola[0m][I] time limit : 285 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for ResAllocation-PT-R003C100-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 ResAllocation-PT-R003C100-LTLFireability-08
[[35mlola[0m][I] time limit : 313 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for ResAllocation-PT-R003C100-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 101
[[35mlola[0m][I] fired transitions : 100
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 ResAllocation-PT-R003C100-LTLFireability-04
[[35mlola[0m][I] time limit : 348 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for ResAllocation-PT-R003C100-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7245
[[35mlola[0m][I] fired transitions : 10236
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ResAllocation-PT-R003C100-LTLFireability-03
[[35mlola[0m][I] time limit : 392 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for ResAllocation-PT-R003C100-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 287095
[[35mlola[0m][I] fired transitions : 406628
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ResAllocation-PT-R003C100-LTLFireability-02
[[35mlola[0m][I] time limit : 448 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for ResAllocation-PT-R003C100-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 51 ResAllocation-PT-R003C100-LTLFireability-13
[[35mlola[0m][I] time limit : 523 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 4/523 6/2000 ResAllocation-PT-R003C100-LTLFireability-13 850725 m, 170145 m/sec, 2656141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 9/523 12/2000 ResAllocation-PT-R003C100-LTLFireability-13 1782755 m, 186406 m/sec, 6118895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 14/523 20/2000 ResAllocation-PT-R003C100-LTLFireability-13 2920787 m, 227606 m/sec, 9538996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 19/523 25/2000 ResAllocation-PT-R003C100-LTLFireability-13 3736961 m, 163234 m/sec, 13081150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 24/523 30/2000 ResAllocation-PT-R003C100-LTLFireability-13 4534437 m, 159495 m/sec, 16562552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 29/523 34/2000 ResAllocation-PT-R003C100-LTLFireability-13 5196068 m, 132326 m/sec, 20180200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 34/523 39/2000 ResAllocation-PT-R003C100-LTLFireability-13 5836142 m, 128014 m/sec, 23716123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 39/523 43/2000 ResAllocation-PT-R003C100-LTLFireability-13 6566922 m, 146156 m/sec, 27251418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 44/523 48/2000 ResAllocation-PT-R003C100-LTLFireability-13 7241664 m, 134948 m/sec, 30727299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 49/523 52/2000 ResAllocation-PT-R003C100-LTLFireability-13 7814057 m, 114478 m/sec, 34089336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 54/523 55/2000 ResAllocation-PT-R003C100-LTLFireability-13 8303235 m, 97835 m/sec, 37763356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 59/523 60/2000 ResAllocation-PT-R003C100-LTLFireability-13 9079771 m, 155307 m/sec, 41181528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 64/523 64/2000 ResAllocation-PT-R003C100-LTLFireability-13 9656932 m, 115432 m/sec, 44709274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 69/523 68/2000 ResAllocation-PT-R003C100-LTLFireability-13 10331981 m, 135009 m/sec, 48117883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 74/523 72/2000 ResAllocation-PT-R003C100-LTLFireability-13 10972993 m, 128202 m/sec, 51595507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 79/523 79/2000 ResAllocation-PT-R003C100-LTLFireability-13 12003217 m, 206044 m/sec, 54975955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 84/523 85/2000 ResAllocation-PT-R003C100-LTLFireability-13 12960782 m, 191513 m/sec, 58359987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 89/523 90/2000 ResAllocation-PT-R003C100-LTLFireability-13 13683227 m, 144489 m/sec, 61846624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 94/523 93/2000 ResAllocation-PT-R003C100-LTLFireability-13 14241226 m, 111599 m/sec, 65368578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 99/523 100/2000 ResAllocation-PT-R003C100-LTLFireability-13 15169721 m, 185699 m/sec, 68696822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 104/523 105/2000 ResAllocation-PT-R003C100-LTLFireability-13 15976872 m, 161430 m/sec, 72105305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 109/523 109/2000 ResAllocation-PT-R003C100-LTLFireability-13 16647759 m, 134177 m/sec, 75590915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 114/523 113/2000 ResAllocation-PT-R003C100-LTLFireability-13 17289192 m, 128286 m/sec, 79063948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 119/523 118/2000 ResAllocation-PT-R003C100-LTLFireability-13 17964356 m, 135032 m/sec, 82396879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 124/523 122/2000 ResAllocation-PT-R003C100-LTLFireability-13 18675780 m, 142284 m/sec, 85625432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 129/523 126/2000 ResAllocation-PT-R003C100-LTLFireability-13 19249578 m, 114759 m/sec, 88872102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 134/523 132/2000 ResAllocation-PT-R003C100-LTLFireability-13 20185462 m, 187176 m/sec, 92229835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 139/523 138/2000 ResAllocation-PT-R003C100-LTLFireability-13 21106470 m, 184201 m/sec, 95514977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 144/523 143/2000 ResAllocation-PT-R003C100-LTLFireability-13 21868705 m, 152447 m/sec, 98903446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 149/523 148/2000 ResAllocation-PT-R003C100-LTLFireability-13 22528635 m, 131986 m/sec, 102284466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 154/523 151/2000 ResAllocation-PT-R003C100-LTLFireability-13 23115168 m, 117306 m/sec, 105619966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 159/523 154/2000 ResAllocation-PT-R003C100-LTLFireability-13 23586115 m, 94189 m/sec, 109211584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 164/523 160/2000 ResAllocation-PT-R003C100-LTLFireability-13 24434256 m, 169628 m/sec, 112432301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 169/523 165/2000 ResAllocation-PT-R003C100-LTLFireability-13 25161735 m, 145495 m/sec, 115761889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 174/523 169/2000 ResAllocation-PT-R003C100-LTLFireability-13 25773147 m, 122282 m/sec, 119132949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 179/523 172/2000 ResAllocation-PT-R003C100-LTLFireability-13 26336785 m, 112727 m/sec, 122532363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 184/523 176/2000 ResAllocation-PT-R003C100-LTLFireability-13 26822857 m, 97214 m/sec, 125741053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 189/523 178/2000 ResAllocation-PT-R003C100-LTLFireability-13 27242319 m, 83892 m/sec, 129215827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 194/523 184/2000 ResAllocation-PT-R003C100-LTLFireability-13 28101108 m, 171757 m/sec, 132655842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 199/523 191/2000 ResAllocation-PT-R003C100-LTLFireability-13 29173305 m, 214439 m/sec, 136001274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 204/523 196/2000 ResAllocation-PT-R003C100-LTLFireability-13 29989952 m, 163329 m/sec, 139452233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 209/523 201/2000 ResAllocation-PT-R003C100-LTLFireability-13 30651754 m, 132360 m/sec, 142883383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 214/523 206/2000 ResAllocation-PT-R003C100-LTLFireability-13 31466132 m, 162875 m/sec, 146367710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 219/523 212/2000 ResAllocation-PT-R003C100-LTLFireability-13 32392594 m, 185292 m/sec, 149782150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 224/523 217/2000 ResAllocation-PT-R003C100-LTLFireability-13 33168561 m, 155193 m/sec, 153082878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 229/523 221/2000 ResAllocation-PT-R003C100-LTLFireability-13 33837298 m, 133747 m/sec, 156459117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 234/523 226/2000 ResAllocation-PT-R003C100-LTLFireability-13 34469600 m, 126460 m/sec, 159955821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 239/523 230/2000 ResAllocation-PT-R003C100-LTLFireability-13 35098032 m, 125686 m/sec, 163498133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 244/523 234/2000 ResAllocation-PT-R003C100-LTLFireability-13 35704637 m, 121321 m/sec, 166892634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 249/523 239/2000 ResAllocation-PT-R003C100-LTLFireability-13 36485204 m, 156113 m/sec, 170395611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 254/523 243/2000 ResAllocation-PT-R003C100-LTLFireability-13 37088058 m, 120570 m/sec, 173878942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 259/523 247/2000 ResAllocation-PT-R003C100-LTLFireability-13 37699910 m, 122370 m/sec, 177181077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 264/523 249/2000 ResAllocation-PT-R003C100-LTLFireability-13 38135765 m, 87171 m/sec, 180576999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 269/523 256/2000 ResAllocation-PT-R003C100-LTLFireability-13 39191307 m, 211108 m/sec, 183862580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 274/523 263/2000 ResAllocation-PT-R003C100-LTLFireability-13 40198325 m, 201403 m/sec, 187152290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 279/523 271/2000 ResAllocation-PT-R003C100-LTLFireability-13 41435651 m, 247465 m/sec, 190299816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 284/523 276/2000 ResAllocation-PT-R003C100-LTLFireability-13 42200943 m, 153058 m/sec, 193548840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 289/523 281/2000 ResAllocation-PT-R003C100-LTLFireability-13 43038564 m, 167524 m/sec, 196914924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-13: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 294/523 287/2000 ResAllocation-PT-R003C100-LTLFireability-13 43826406 m, 157568 m/sec, 200036600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R003C100"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R003C100, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341300836"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R003C100.tgz
mv ResAllocation-PT-R003C100 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;