About the Execution of LoLA for ResAllocation-PT-R003C100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16209.235 | 487810.00 | 331295.00 | 2463.70 | ??TTF?F????????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r313-tall-171662341300835.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ResAllocation-PT-R003C100, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r313-tall-171662341300835
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.3M
-rw-r--r-- 1 mcc users 8.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:48 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Apr 23 07:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Apr 23 07:48 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 11 23:10 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 153K Apr 11 23:10 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 11 23:08 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 111K Apr 11 23:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 23 07:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 721K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R003C100-LTLCardinality-00
FORMULA_NAME ResAllocation-PT-R003C100-LTLCardinality-01
FORMULA_NAME ResAllocation-PT-R003C100-LTLCardinality-02
FORMULA_NAME ResAllocation-PT-R003C100-LTLCardinality-03
FORMULA_NAME ResAllocation-PT-R003C100-LTLCardinality-04
FORMULA_NAME ResAllocation-PT-R003C100-LTLCardinality-05
FORMULA_NAME ResAllocation-PT-R003C100-LTLCardinality-06
FORMULA_NAME ResAllocation-PT-R003C100-LTLCardinality-07
FORMULA_NAME ResAllocation-PT-R003C100-LTLCardinality-08
FORMULA_NAME ResAllocation-PT-R003C100-LTLCardinality-09
FORMULA_NAME ResAllocation-PT-R003C100-LTLCardinality-10
FORMULA_NAME ResAllocation-PT-R003C100-LTLCardinality-11
FORMULA_NAME ResAllocation-PT-R003C100-LTLCardinality-12
FORMULA_NAME ResAllocation-PT-R003C100-LTLCardinality-13
FORMULA_NAME ResAllocation-PT-R003C100-LTLCardinality-14
FORMULA_NAME ResAllocation-PT-R003C100-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717357773931
FORMULA ResAllocation-PT-R003C100-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C100-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C100-LTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C100-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717358261741
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 ResAllocation-PT-R003C100-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for ResAllocation-PT-R003C100-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 24 (type CNST) for 21 ResAllocation-PT-R003C100-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 ResAllocation-PT-R003C100-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 ResAllocation-PT-R003C100-LTLCardinality-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 ResAllocation-PT-R003C100-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 24 (type CNST) for ResAllocation-PT-R003C100-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for ResAllocation-PT-R003C100-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for ResAllocation-PT-R003C100-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for ResAllocation-PT-R003C100-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 ResAllocation-PT-R003C100-LTLCardinality-12
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 53 (type FNDP) for 21 ResAllocation-PT-R003C100-LTLCardinality-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EQUN) for 21 ResAllocation-PT-R003C100-LTLCardinality-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 43 ResAllocation-PT-R003C100-LTLCardinality-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for ResAllocation-PT-R003C100-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 53 (type FNDP) for ResAllocation-PT-R003C100-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 54 (type EQUN) for ResAllocation-PT-R003C100-LTLCardinality-07 (obsolete)
[[35mlola[0m][I] FINISHED task # 54 (type EQUN) for ResAllocation-PT-R003C100-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for ResAllocation-PT-R003C100-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 143026
[[35mlola[0m][I] fired transitions : 202607
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 ResAllocation-PT-R003C100-LTLCardinality-15
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for ResAllocation-PT-R003C100-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 ResAllocation-PT-R003C100-LTLCardinality-14
[[35mlola[0m][I] time limit : 448 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for ResAllocation-PT-R003C100-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 ResAllocation-PT-R003C100-LTLCardinality-10
[[35mlola[0m][I] time limit : 512 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for ResAllocation-PT-R003C100-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 101
[[35mlola[0m][I] fired transitions : 100
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 ResAllocation-PT-R003C100-LTLCardinality-08
[[35mlola[0m][I] time limit : 598 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for ResAllocation-PT-R003C100-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ResAllocation-PT-R003C100-LTLCardinality-01
[[35mlola[0m][I] time limit : 718 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ResAllocation-PT-R003C100-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 ResAllocation-PT-R003C100-LTLCardinality-11
[[35mlola[0m][I] time limit : 897 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 5/897 6/2000 ResAllocation-PT-R003C100-LTLCardinality-11 805228 m, 161045 m/sec, 3042449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 10/897 13/2000 ResAllocation-PT-R003C100-LTLCardinality-11 1815302 m, 202014 m/sec, 6758374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 15/897 21/2000 ResAllocation-PT-R003C100-LTLCardinality-11 2891941 m, 215327 m/sec, 10305580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 20/897 28/2000 ResAllocation-PT-R003C100-LTLCardinality-11 3990160 m, 219643 m/sec, 13683760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 25/897 36/2000 ResAllocation-PT-R003C100-LTLCardinality-11 5081548 m, 218277 m/sec, 16984423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 30/897 43/2000 ResAllocation-PT-R003C100-LTLCardinality-11 6135661 m, 210822 m/sec, 20376513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 35/897 51/2000 ResAllocation-PT-R003C100-LTLCardinality-11 7247646 m, 222397 m/sec, 23754220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 40/897 58/2000 ResAllocation-PT-R003C100-LTLCardinality-11 8341752 m, 218821 m/sec, 27094016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 45/897 66/2000 ResAllocation-PT-R003C100-LTLCardinality-11 9460128 m, 223675 m/sec, 30002933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 50/897 73/2000 ResAllocation-PT-R003C100-LTLCardinality-11 10495505 m, 207075 m/sec, 32990311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 55/897 81/2000 ResAllocation-PT-R003C100-LTLCardinality-11 11663452 m, 233589 m/sec, 36013419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 60/897 88/2000 ResAllocation-PT-R003C100-LTLCardinality-11 12657506 m, 198810 m/sec, 39355079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 65/897 95/2000 ResAllocation-PT-R003C100-LTLCardinality-11 13697991 m, 208097 m/sec, 42446951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 70/897 102/2000 ResAllocation-PT-R003C100-LTLCardinality-11 14716006 m, 203603 m/sec, 45605122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 75/897 109/2000 ResAllocation-PT-R003C100-LTLCardinality-11 15786382 m, 214075 m/sec, 48813747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 80/897 117/2000 ResAllocation-PT-R003C100-LTLCardinality-11 16913104 m, 225344 m/sec, 52315965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 85/897 124/2000 ResAllocation-PT-R003C100-LTLCardinality-11 17865663 m, 190511 m/sec, 55644432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 90/897 131/2000 ResAllocation-PT-R003C100-LTLCardinality-11 18882679 m, 203403 m/sec, 58942302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 95/897 137/2000 ResAllocation-PT-R003C100-LTLCardinality-11 19858415 m, 195147 m/sec, 62384662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 100/897 145/2000 ResAllocation-PT-R003C100-LTLCardinality-11 20982348 m, 224786 m/sec, 65512379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 105/897 152/2000 ResAllocation-PT-R003C100-LTLCardinality-11 21965026 m, 196535 m/sec, 68543828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 110/897 159/2000 ResAllocation-PT-R003C100-LTLCardinality-11 23036735 m, 214341 m/sec, 71803246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 115/897 166/2000 ResAllocation-PT-R003C100-LTLCardinality-11 24027252 m, 198103 m/sec, 75116162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 120/897 172/2000 ResAllocation-PT-R003C100-LTLCardinality-11 24881358 m, 170821 m/sec, 78290995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 125/897 179/2000 ResAllocation-PT-R003C100-LTLCardinality-11 25894613 m, 202651 m/sec, 81332911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 130/897 186/2000 ResAllocation-PT-R003C100-LTLCardinality-11 26936201 m, 208317 m/sec, 84645449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 135/897 194/2000 ResAllocation-PT-R003C100-LTLCardinality-11 28058203 m, 224400 m/sec, 87854357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 140/897 201/2000 ResAllocation-PT-R003C100-LTLCardinality-11 29118583 m, 212076 m/sec, 91089896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 145/897 208/2000 ResAllocation-PT-R003C100-LTLCardinality-11 30109435 m, 198170 m/sec, 94254513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 150/897 215/2000 ResAllocation-PT-R003C100-LTLCardinality-11 31197176 m, 217548 m/sec, 97730467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 155/897 223/2000 ResAllocation-PT-R003C100-LTLCardinality-11 32247862 m, 210137 m/sec, 101175003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 160/897 230/2000 ResAllocation-PT-R003C100-LTLCardinality-11 33351544 m, 220736 m/sec, 104239107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 165/897 238/2000 ResAllocation-PT-R003C100-LTLCardinality-11 34422770 m, 214245 m/sec, 107347639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 170/897 245/2000 ResAllocation-PT-R003C100-LTLCardinality-11 35458716 m, 207189 m/sec, 110597290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 175/897 253/2000 ResAllocation-PT-R003C100-LTLCardinality-11 36606730 m, 229602 m/sec, 113767544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 180/897 260/2000 ResAllocation-PT-R003C100-LTLCardinality-11 37638363 m, 206326 m/sec, 117052410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 185/897 267/2000 ResAllocation-PT-R003C100-LTLCardinality-11 38717998 m, 215927 m/sec, 120227493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 190/897 274/2000 ResAllocation-PT-R003C100-LTLCardinality-11 39678959 m, 192192 m/sec, 123257993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 195/897 282/2000 ResAllocation-PT-R003C100-LTLCardinality-11 40813618 m, 226931 m/sec, 126339865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 200/897 289/2000 ResAllocation-PT-R003C100-LTLCardinality-11 41809826 m, 199241 m/sec, 129581513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 205/897 296/2000 ResAllocation-PT-R003C100-LTLCardinality-11 42919417 m, 221918 m/sec, 133083986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 210/897 303/2000 ResAllocation-PT-R003C100-LTLCardinality-11 43860755 m, 188267 m/sec, 136428268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 215/897 309/2000 ResAllocation-PT-R003C100-LTLCardinality-11 44856206 m, 199090 m/sec, 139651794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 220/897 316/2000 ResAllocation-PT-R003C100-LTLCardinality-11 45825364 m, 193831 m/sec, 143082669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 225/897 324/2000 ResAllocation-PT-R003C100-LTLCardinality-11 46937660 m, 222459 m/sec, 146307399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 230/897 331/2000 ResAllocation-PT-R003C100-LTLCardinality-11 47985497 m, 209567 m/sec, 149258466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 235/897 338/2000 ResAllocation-PT-R003C100-LTLCardinality-11 49024729 m, 207846 m/sec, 152488460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 240/897 345/2000 ResAllocation-PT-R003C100-LTLCardinality-11 50087959 m, 212646 m/sec, 155801577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 245/897 352/2000 ResAllocation-PT-R003C100-LTLCardinality-11 50987931 m, 179994 m/sec, 159040277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 250/897 358/2000 ResAllocation-PT-R003C100-LTLCardinality-11 51905341 m, 183482 m/sec, 162154138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 255/897 365/2000 ResAllocation-PT-R003C100-LTLCardinality-11 52941491 m, 207230 m/sec, 165256066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 260/897 373/2000 ResAllocation-PT-R003C100-LTLCardinality-11 54034963 m, 218694 m/sec, 168538494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 265/897 380/2000 ResAllocation-PT-R003C100-LTLCardinality-11 55169971 m, 227001 m/sec, 171712865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 270/897 388/2000 ResAllocation-PT-R003C100-LTLCardinality-11 56246340 m, 215273 m/sec, 174974339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 275/897 395/2000 ResAllocation-PT-R003C100-LTLCardinality-11 57248631 m, 200458 m/sec, 178108584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 280/897 401/2000 ResAllocation-PT-R003C100-LTLCardinality-11 58214947 m, 193263 m/sec, 181670811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 285/897 409/2000 ResAllocation-PT-R003C100-LTLCardinality-11 59316944 m, 220399 m/sec, 185084895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 290/897 415/2000 ResAllocation-PT-R003C100-LTLCardinality-11 60278601 m, 192331 m/sec, 188283998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 295/897 423/2000 ResAllocation-PT-R003C100-LTLCardinality-11 61441264 m, 232532 m/sec, 191648732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 300/897 431/2000 ResAllocation-PT-R003C100-LTLCardinality-11 62478911 m, 207529 m/sec, 195028108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 308/897 438/2000 ResAllocation-PT-R003C100-LTLCardinality-11 63554923 m, 215202 m/sec, 197968545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 324/897 439/2000 ResAllocation-PT-R003C100-LTLCardinality-11 63649574 m, 18930 m/sec, 198233149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 342/897 439/2000 ResAllocation-PT-R003C100-LTLCardinality-11 63650406 m, 166 m/sec, 198235303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 367/897 439/2000 ResAllocation-PT-R003C100-LTLCardinality-11 63650646 m, 48 m/sec, 198235910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 392/897 439/2000 ResAllocation-PT-R003C100-LTLCardinality-11 63650809 m, 32 m/sec, 198236687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 412/897 439/2000 ResAllocation-PT-R003C100-LTLCardinality-11 63651150 m, 68 m/sec, 198238413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 434/897 439/2000 ResAllocation-PT-R003C100-LTLCardinality-11 63651328 m, 35 m/sec, 198239255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 455/897 439/2000 ResAllocation-PT-R003C100-LTLCardinality-11 63651480 m, 30 m/sec, 198239945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-08: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mResAllocation-PT-R003C100-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mResAllocation-PT-R003C100-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ResAllocation-PT-R003C100-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 478/897 439/2000 ResAllocation-PT-R003C100-LTLCardinality-11 63651587 m, 21 m/sec, 198240459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R003C100"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R003C100, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r313-tall-171662341300835"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R003C100.tgz
mv ResAllocation-PT-R003C100 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;